Linux kernel mirror (for testing) git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
kernel os linux

Documentation: perf: Update documentation for ThunderX2 PMU uncore driver

Add documentation for Cavium Coherent Processor Interconnect (CCPI2) PMU.

Signed-off-by: Ganapatrao Prabhakerrao Kulkarni <gkulkarni@marvell.com>
Signed-off-by: Will Deacon <will@kernel.org>

authored by

Ganapatrao Prabhakerrao Kulkarni and committed by
Will Deacon
030f6f84 05daff06

+11 -9
+11 -9
Documentation/admin-guide/perf/thunderx2-pmu.rst
··· 3 3 ============================================================= 4 4 5 5 The ThunderX2 SoC PMU consists of independent, system-wide, per-socket 6 - PMUs such as the Level 3 Cache (L3C) and DDR4 Memory Controller (DMC). 6 + PMUs such as the Level 3 Cache (L3C), DDR4 Memory Controller (DMC) and 7 + Cavium Coherent Processor Interconnect (CCPI2). 7 8 8 9 The DMC has 8 interleaved channels and the L3C has 16 interleaved tiles. 9 10 Events are counted for the default channel (i.e. channel 0) and prorated 10 11 to the total number of channels/tiles. 11 12 12 - The DMC and L3C support up to 4 counters. Counters are independently 13 - programmable and can be started and stopped individually. Each counter 14 - can be set to a different event. Counters are 32-bit and do not support 15 - an overflow interrupt; they are read every 2 seconds. 13 + The DMC and L3C support up to 4 counters, while the CCPI2 supports up to 8 14 + counters. Counters are independently programmable to different events and 15 + can be started and stopped individually. None of the counters support an 16 + overflow interrupt. DMC and L3C counters are 32-bit and read every 2 seconds. 17 + The CCPI2 counters are 64-bit and assumed not to overflow in normal operation. 16 18 17 19 PMU UNCORE (perf) driver: 18 20 19 21 The thunderx2_pmu driver registers per-socket perf PMUs for the DMC and 20 - L3C devices. Each PMU can be used to count up to 4 events 21 - simultaneously. The PMUs provide a description of their available events 22 - and configuration options under sysfs, see 23 - /sys/devices/uncore_<l3c_S/dmc_S/>; S is the socket id. 22 + L3C devices. Each PMU can be used to count up to 4 (DMC/L3C) or up to 8 23 + (CCPI2) events simultaneously. The PMUs provide a description of their 24 + available events and configuration options under sysfs, see 25 + /sys/devices/uncore_<l3c_S/dmc_S/ccpi2_S/>; S is the socket id. 24 26 25 27 The driver does not support sampling, therefore "perf record" will not 26 28 work. Per-task perf sessions are also not supported.