tjh.dev
Linux kernel mirror (for testing)
git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
kernel
os
linux
drm/amdgpu: add rlc TOC header file for soc24
Add RLC autoload TOC header file for soc24 ASIC.
Signed-off-by: Likun Gao <Likun.Gao@amd.com>
Reviewed-by: Hawking Zhang <Hawking.Zhang@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
authored by
Likun Gao
and committed by
Alex Deucher
00c90356
e3a911bb
+47
+47
drivers/gpu/drm/amd/amdgpu/amdgpu_rlc.h
+47
drivers/gpu/drm/amd/amdgpu/amdgpu_rlc.h
···
112
112
SOC21_FIRMWARE_ID_MAX = 37
113
113
} SOC21_FIRMWARE_ID;
114
114
115
+
typedef enum _SOC24_FIRMWARE_ID_ {
116
+
SOC24_FIRMWARE_ID_INVALID = 0,
117
+
SOC24_FIRMWARE_ID_RLC_G_UCODE = 1,
118
+
SOC24_FIRMWARE_ID_RLC_TOC = 2,
119
+
SOC24_FIRMWARE_ID_RLCG_SCRATCH = 3,
120
+
SOC24_FIRMWARE_ID_RLC_SRM_ARAM = 4,
121
+
SOC24_FIRMWARE_ID_RLC_P_UCODE = 5,
122
+
SOC24_FIRMWARE_ID_RLC_V_UCODE = 6,
123
+
SOC24_FIRMWARE_ID_RLX6_UCODE = 7,
124
+
SOC24_FIRMWARE_ID_RLX6_UCODE_CORE1 = 8,
125
+
SOC24_FIRMWARE_ID_RLX6_DRAM_BOOT = 9,
126
+
SOC24_FIRMWARE_ID_RLX6_DRAM_BOOT_CORE1 = 10,
127
+
SOC24_FIRMWARE_ID_SDMA_UCODE_TH0 = 11,
128
+
SOC24_FIRMWARE_ID_SDMA_UCODE_TH1 = 12,
129
+
SOC24_FIRMWARE_ID_CP_PFP = 13,
130
+
SOC24_FIRMWARE_ID_CP_ME = 14,
131
+
SOC24_FIRMWARE_ID_CP_MEC = 15,
132
+
SOC24_FIRMWARE_ID_RS64_MES_P0 = 16,
133
+
SOC24_FIRMWARE_ID_RS64_MES_P1 = 17,
134
+
SOC24_FIRMWARE_ID_RS64_PFP = 18,
135
+
SOC24_FIRMWARE_ID_RS64_ME = 19,
136
+
SOC24_FIRMWARE_ID_RS64_MEC = 20,
137
+
SOC24_FIRMWARE_ID_RS64_MES_P0_STACK = 21,
138
+
SOC24_FIRMWARE_ID_RS64_MES_P1_STACK = 22,
139
+
SOC24_FIRMWARE_ID_RS64_PFP_P0_STACK = 23,
140
+
SOC24_FIRMWARE_ID_RS64_PFP_P1_STACK = 24,
141
+
SOC24_FIRMWARE_ID_RS64_ME_P0_STACK = 25,
142
+
SOC24_FIRMWARE_ID_RS64_ME_P1_STACK = 26,
143
+
SOC24_FIRMWARE_ID_RS64_MEC_P0_STACK = 27,
144
+
SOC24_FIRMWARE_ID_RS64_MEC_P1_STACK = 28,
145
+
SOC24_FIRMWARE_ID_RS64_MEC_P2_STACK = 29,
146
+
SOC24_FIRMWARE_ID_RS64_MEC_P3_STACK = 30,
147
+
SOC24_FIRMWARE_ID_RLC_SRM_DRAM_SR = 31,
148
+
SOC24_FIRMWARE_ID_RLCG_SCRATCH_SR = 32,
149
+
SOC24_FIRMWARE_ID_RLCP_SCRATCH_SR = 33,
150
+
SOC24_FIRMWARE_ID_RLCV_SCRATCH_SR = 34,
151
+
SOC24_FIRMWARE_ID_RLX6_DRAM_SR = 35,
152
+
SOC24_FIRMWARE_ID_RLX6_DRAM_SR_CORE1 = 36,
153
+
SOC24_FIRMWARE_ID_RLCDEBUGLOG = 37,
154
+
SOC24_FIRMWARE_ID_SRIOV_DEBUG = 38,
155
+
SOC24_FIRMWARE_ID_SRIOV_CSA_RLC = 39,
156
+
SOC24_FIRMWARE_ID_SRIOV_CSA_SDMA = 40,
157
+
SOC24_FIRMWARE_ID_SRIOV_CSA_CP = 41,
158
+
SOC24_FIRMWARE_ID_UMF_ZONE_PAD = 42,
159
+
SOC24_FIRMWARE_ID_MAX = 43
160
+
} SOC24_FIRMWARE_ID;
161
+
115
162
typedef struct _RLC_TABLE_OF_CONTENT {
116
163
union {
117
164
unsigned int DW0;