Something went wrong. Try again.
Linux kernel mirror (for testing) git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
Something went wrong. Try again.
123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-3-Clause) *//* QLogic qed NIC Driver * Copyright (c) 2015-2017 QLogic Corporation * Copyright (c) 2019-2020 Marvell International Ltd. */
#ifndef __ETH_COMMON__#define __ETH_COMMON__
/********************//* ETH FW CONSTANTS *//********************/
#define ETH_HSI_VER_MAJOR 3#define ETH_HSI_VER_MINOR 11
#define ETH_HSI_VER_NO_PKT_LEN_TUNN 5/* Maximum number of pinned L2 connections (CIDs) */#define ETH_PINNED_CONN_MAX_NUM 32
#define ETH_CACHE_LINE_SIZE 64#define ETH_RX_CQE_GAP 32#define ETH_MAX_RAMROD_PER_CON 8#define ETH_TX_BD_PAGE_SIZE_BYTES 4096#define ETH_RX_BD_PAGE_SIZE_BYTES 4096#define ETH_RX_CQE_PAGE_SIZE_BYTES 4096#define ETH_RX_NUM_NEXT_PAGE_BDS 2
#define ETH_MAX_TUNN_LSO_INNER_IPV4_OFFSET 253#define ETH_MAX_TUNN_LSO_INNER_IPV6_OFFSET 251
#define ETH_TX_MIN_BDS_PER_NON_LSO_PKT 1#define ETH_TX_MAX_BDS_PER_NON_LSO_PACKET 18#define ETH_TX_MAX_BDS_PER_LSO_PACKET 255#define ETH_TX_MAX_LSO_HDR_NBD 4#define ETH_TX_MIN_BDS_PER_LSO_PKT 3#define ETH_TX_MIN_BDS_PER_TUNN_IPV6_WITH_EXT_PKT 3#define ETH_TX_MIN_BDS_PER_IPV6_WITH_EXT_PKT 2#define ETH_TX_MIN_BDS_PER_PKT_W_LOOPBACK_MODE 2#define ETH_TX_MIN_BDS_PER_PKT_W_VPORT_FORWARDING 4#define ETH_TX_MAX_NON_LSO_PKT_LEN (9700 - (4 + 4 + 12 + 8))#define ETH_TX_MAX_LSO_HDR_BYTES 510#define ETH_TX_LSO_WINDOW_BDS_NUM (18 - 1)#define ETH_TX_LSO_WINDOW_MIN_LEN 9700#define ETH_TX_MAX_LSO_PAYLOAD_LEN 0xFE000#define ETH_TX_NUM_SAME_AS_LAST_ENTRIES 320#define ETH_TX_INACTIVE_SAME_AS_LAST 0xFFFF
#define ETH_NUM_STATISTIC_COUNTERS MAX_NUM_VPORTS#define ETH_NUM_STATISTIC_COUNTERS_DOUBLE_VF_ZONE \ (ETH_NUM_STATISTIC_COUNTERS - MAX_NUM_VFS / 2)#define ETH_NUM_STATISTIC_COUNTERS_QUAD_VF_ZONE \ (ETH_NUM_STATISTIC_COUNTERS - 3 * MAX_NUM_VFS / 4)
#define ETH_RX_MAX_BUFF_PER_PKT 5#define ETH_RX_BD_THRESHOLD 16
/* Num of MAC/VLAN filters */#define ETH_NUM_MAC_FILTERS 512#define ETH_NUM_VLAN_FILTERS 512
/* Approx. multicast constants */#define ETH_MULTICAST_BIN_FROM_MAC_SEED 0#define ETH_MULTICAST_MAC_BINS 256#define ETH_MULTICAST_MAC_BINS_IN_REGS (ETH_MULTICAST_MAC_BINS / 32)
/* Ethernet vport update constants */#define ETH_FILTER_RULES_COUNT 10#define ETH_RSS_IND_TABLE_ENTRIES_NUM 128#define ETH_RSS_IND_TABLE_MASK_SIZE_REGS (ETH_RSS_IND_TABLE_ENTRIES_NUM / 32)#define ETH_RSS_KEY_SIZE_REGS 10#define ETH_RSS_ENGINE_NUM_K2 207#define ETH_RSS_ENGINE_NUM_BB 127
/* TPA constants */#define ETH_TPA_MAX_AGGS_NUM 64#define ETH_TPA_CQE_START_BW_LEN_LIST_SIZE 2#define ETH_TPA_CQE_CONT_LEN_LIST_SIZE 6#define ETH_TPA_CQE_END_LEN_LIST_SIZE 4
/* Control frame check constants */#define ETH_CTL_FRAME_ETH_TYPE_NUM 4
/* GFS constants */#define ETH_GFT_TRASHCAN_VPORT 0x1FF /* GFT drop flow vport number */
/* Destination port mode */enum dst_port_mode { DST_PORT_PHY, DST_PORT_LOOPBACK, DST_PORT_PHY_LOOPBACK, DST_PORT_DROP, MAX_DST_PORT_MODE};
/* Ethernet address type */enum eth_addr_type { BROADCAST_ADDRESS, MULTICAST_ADDRESS, UNICAST_ADDRESS, UNKNOWN_ADDRESS, MAX_ETH_ADDR_TYPE};
struct eth_tx_1st_bd_flags { u8 bitfields;#define ETH_TX_1ST_BD_FLAGS_START_BD_MASK 0x1#define ETH_TX_1ST_BD_FLAGS_START_BD_SHIFT 0#define ETH_TX_1ST_BD_FLAGS_FORCE_VLAN_MODE_MASK 0x1#define ETH_TX_1ST_BD_FLAGS_FORCE_VLAN_MODE_SHIFT 1#define ETH_TX_1ST_BD_FLAGS_IP_CSUM_MASK 0x1#define ETH_TX_1ST_BD_FLAGS_IP_CSUM_SHIFT 2#define ETH_TX_1ST_BD_FLAGS_L4_CSUM_MASK 0x1#define ETH_TX_1ST_BD_FLAGS_L4_CSUM_SHIFT 3#define ETH_TX_1ST_BD_FLAGS_VLAN_INSERTION_MASK 0x1#define ETH_TX_1ST_BD_FLAGS_VLAN_INSERTION_SHIFT 4#define ETH_TX_1ST_BD_FLAGS_LSO_MASK 0x1#define ETH_TX_1ST_BD_FLAGS_LSO_SHIFT 5#define ETH_TX_1ST_BD_FLAGS_TUNN_IP_CSUM_MASK 0x1#define ETH_TX_1ST_BD_FLAGS_TUNN_IP_CSUM_SHIFT 6#define ETH_TX_1ST_BD_FLAGS_TUNN_L4_CSUM_MASK 0x1#define ETH_TX_1ST_BD_FLAGS_TUNN_L4_CSUM_SHIFT 7};
/* The parsing information data fo rthe first tx bd of a given packet */struct eth_tx_data_1st_bd { __le16 vlan; u8 nbds; struct eth_tx_1st_bd_flags bd_flags; __le16 bitfields;#define ETH_TX_DATA_1ST_BD_TUNN_FLAG_MASK 0x1#define ETH_TX_DATA_1ST_BD_TUNN_FLAG_SHIFT 0#define ETH_TX_DATA_1ST_BD_RESERVED0_MASK 0x1#define ETH_TX_DATA_1ST_BD_RESERVED0_SHIFT 1#define ETH_TX_DATA_1ST_BD_PKT_LEN_MASK 0x3FFF#define ETH_TX_DATA_1ST_BD_PKT_LEN_SHIFT 2};
/* The parsing information data for the second tx bd of a given packet */struct eth_tx_data_2nd_bd { __le16 tunn_ip_size; __le16 bitfields1;#define ETH_TX_DATA_2ND_BD_TUNN_INNER_L2_HDR_SIZE_W_MASK 0xF#define ETH_TX_DATA_2ND_BD_TUNN_INNER_L2_HDR_SIZE_W_SHIFT 0#define ETH_TX_DATA_2ND_BD_TUNN_INNER_ETH_TYPE_MASK 0x3#define ETH_TX_DATA_2ND_BD_TUNN_INNER_ETH_TYPE_SHIFT 4#define ETH_TX_DATA_2ND_BD_DST_PORT_MODE_MASK 0x3#define ETH_TX_DATA_2ND_BD_DST_PORT_MODE_SHIFT 6#define ETH_TX_DATA_2ND_BD_START_BD_MASK 0x1#define ETH_TX_DATA_2ND_BD_START_BD_SHIFT 8#define ETH_TX_DATA_2ND_BD_TUNN_TYPE_MASK 0x3#define ETH_TX_DATA_2ND_BD_TUNN_TYPE_SHIFT 9#define ETH_TX_DATA_2ND_BD_TUNN_INNER_IPV6_MASK 0x1#define ETH_TX_DATA_2ND_BD_TUNN_INNER_IPV6_SHIFT 11#define ETH_TX_DATA_2ND_BD_IPV6_EXT_MASK 0x1#define ETH_TX_DATA_2ND_BD_IPV6_EXT_SHIFT 12#define ETH_TX_DATA_2ND_BD_TUNN_IPV6_EXT_MASK 0x1#define ETH_TX_DATA_2ND_BD_TUNN_IPV6_EXT_SHIFT 13#define ETH_TX_DATA_2ND_BD_L4_UDP_MASK 0x1#define ETH_TX_DATA_2ND_BD_L4_UDP_SHIFT 14#define ETH_TX_DATA_2ND_BD_L4_PSEUDO_CSUM_MODE_MASK 0x1#define ETH_TX_DATA_2ND_BD_L4_PSEUDO_CSUM_MODE_SHIFT 15 __le16 bitfields2;#define ETH_TX_DATA_2ND_BD_L4_HDR_START_OFFSET_W_MASK 0x1FFF#define ETH_TX_DATA_2ND_BD_L4_HDR_START_OFFSET_W_SHIFT 0#define ETH_TX_DATA_2ND_BD_RESERVED0_MASK 0x7#define ETH_TX_DATA_2ND_BD_RESERVED0_SHIFT 13};
/* Firmware data for L2-EDPM packet */struct eth_edpm_fw_data { struct eth_tx_data_1st_bd data_1st_bd; struct eth_tx_data_2nd_bd data_2nd_bd; __le32 reserved;};
/* Tunneling parsing flags */struct eth_tunnel_parsing_flags { u8 flags;#define ETH_TUNNEL_PARSING_FLAGS_TYPE_MASK 0x3#define ETH_TUNNEL_PARSING_FLAGS_TYPE_SHIFT 0#define ETH_TUNNEL_PARSING_FLAGS_TENNANT_ID_EXIST_MASK 0x1#define ETH_TUNNEL_PARSING_FLAGS_TENNANT_ID_EXIST_SHIFT 2#define ETH_TUNNEL_PARSING_FLAGS_NEXT_PROTOCOL_MASK 0x3#define ETH_TUNNEL_PARSING_FLAGS_NEXT_PROTOCOL_SHIFT 3#define ETH_TUNNEL_PARSING_FLAGS_FIRSTHDRIPMATCH_MASK 0x1#define ETH_TUNNEL_PARSING_FLAGS_FIRSTHDRIPMATCH_SHIFT 5#define ETH_TUNNEL_PARSING_FLAGS_IPV4_FRAGMENT_MASK 0x1#define ETH_TUNNEL_PARSING_FLAGS_IPV4_FRAGMENT_SHIFT 6#define ETH_TUNNEL_PARSING_FLAGS_IPV4_OPTIONS_MASK 0x1#define ETH_TUNNEL_PARSING_FLAGS_IPV4_OPTIONS_SHIFT 7};
/* PMD flow control bits */struct eth_pmd_flow_flags { u8 flags;#define ETH_PMD_FLOW_FLAGS_VALID_MASK 0x1#define ETH_PMD_FLOW_FLAGS_VALID_SHIFT 0#define ETH_PMD_FLOW_FLAGS_TOGGLE_MASK 0x1#define ETH_PMD_FLOW_FLAGS_TOGGLE_SHIFT 1#define ETH_PMD_FLOW_FLAGS_RESERVED_MASK 0x3F#define ETH_PMD_FLOW_FLAGS_RESERVED_SHIFT 2};
/* Regular ETH Rx FP CQE */struct eth_fast_path_rx_reg_cqe { u8 type; u8 bitfields;#define ETH_FAST_PATH_RX_REG_CQE_RSS_HASH_TYPE_MASK 0x7#define ETH_FAST_PATH_RX_REG_CQE_RSS_HASH_TYPE_SHIFT 0#define ETH_FAST_PATH_RX_REG_CQE_TC_MASK 0xF#define ETH_FAST_PATH_RX_REG_CQE_TC_SHIFT 3#define ETH_FAST_PATH_RX_REG_CQE_RESERVED0_MASK 0x1#define ETH_FAST_PATH_RX_REG_CQE_RESERVED0_SHIFT 7 __le16 pkt_len; struct parsing_and_err_flags pars_flags; __le16 vlan_tag; __le32 rss_hash; __le16 len_on_first_bd; u8 placement_offset; struct eth_tunnel_parsing_flags tunnel_pars_flags; u8 bd_num; u8 reserved; __le16 reserved2; __le32 flow_id_or_resource_id; u8 reserved1[7]; struct eth_pmd_flow_flags pmd_flags;};
/* TPA-continue ETH Rx FP CQE */struct eth_fast_path_rx_tpa_cont_cqe { u8 type; u8 tpa_agg_index; __le16 len_list[ETH_TPA_CQE_CONT_LEN_LIST_SIZE]; u8 reserved; u8 reserved1; __le16 reserved2[ETH_TPA_CQE_CONT_LEN_LIST_SIZE]; u8 reserved3[3]; struct eth_pmd_flow_flags pmd_flags;};
/* TPA-end ETH Rx FP CQE */struct eth_fast_path_rx_tpa_end_cqe { u8 type; u8 tpa_agg_index; __le16 total_packet_len; u8 num_of_bds; u8 end_reason; __le16 num_of_coalesced_segs; __le32 ts_delta; __le16 len_list[ETH_TPA_CQE_END_LEN_LIST_SIZE]; __le16 reserved3[ETH_TPA_CQE_END_LEN_LIST_SIZE]; __le16 reserved1; u8 reserved2; struct eth_pmd_flow_flags pmd_flags;};
/* TPA-start ETH Rx FP CQE */struct eth_fast_path_rx_tpa_start_cqe { u8 type; u8 bitfields;#define ETH_FAST_PATH_RX_TPA_START_CQE_RSS_HASH_TYPE_MASK 0x7#define ETH_FAST_PATH_RX_TPA_START_CQE_RSS_HASH_TYPE_SHIFT 0#define ETH_FAST_PATH_RX_TPA_START_CQE_TC_MASK 0xF#define ETH_FAST_PATH_RX_TPA_START_CQE_TC_SHIFT 3#define ETH_FAST_PATH_RX_TPA_START_CQE_RESERVED0_MASK 0x1#define ETH_FAST_PATH_RX_TPA_START_CQE_RESERVED0_SHIFT 7 __le16 seg_len; struct parsing_and_err_flags pars_flags; __le16 vlan_tag; __le32 rss_hash; __le16 len_on_first_bd; u8 placement_offset; struct eth_tunnel_parsing_flags tunnel_pars_flags; u8 tpa_agg_index; u8 header_len; __le16 bw_ext_bd_len_list[ETH_TPA_CQE_START_BW_LEN_LIST_SIZE]; __le16 reserved2; __le32 flow_id_or_resource_id; u8 reserved[3]; struct eth_pmd_flow_flags pmd_flags;};
/* The L4 pseudo checksum mode for Ethernet */enum eth_l4_pseudo_checksum_mode { ETH_L4_PSEUDO_CSUM_CORRECT_LENGTH, ETH_L4_PSEUDO_CSUM_ZERO_LENGTH, MAX_ETH_L4_PSEUDO_CHECKSUM_MODE};
struct eth_rx_bd { struct regpair addr;};
/* Regular ETH Rx SP CQE */struct eth_slow_path_rx_cqe { u8 type; u8 ramrod_cmd_id; u8 error_flag; u8 reserved[25]; __le16 echo; u8 reserved1; struct eth_pmd_flow_flags pmd_flags;};
/* Union for all ETH Rx CQE types */union eth_rx_cqe { struct eth_fast_path_rx_reg_cqe fast_path_regular; struct eth_fast_path_rx_tpa_start_cqe fast_path_tpa_start; struct eth_fast_path_rx_tpa_cont_cqe fast_path_tpa_cont; struct eth_fast_path_rx_tpa_end_cqe fast_path_tpa_end; struct eth_slow_path_rx_cqe slow_path;};
/* ETH Rx CQE type */enum eth_rx_cqe_type { ETH_RX_CQE_TYPE_UNUSED, ETH_RX_CQE_TYPE_REGULAR, ETH_RX_CQE_TYPE_SLOW_PATH, ETH_RX_CQE_TYPE_TPA_START, ETH_RX_CQE_TYPE_TPA_CONT, ETH_RX_CQE_TYPE_TPA_END, MAX_ETH_RX_CQE_TYPE};
struct eth_rx_pmd_cqe { union eth_rx_cqe cqe; u8 reserved[ETH_RX_CQE_GAP];};
enum eth_rx_tunn_type { ETH_RX_NO_TUNN, ETH_RX_TUNN_GENEVE, ETH_RX_TUNN_GRE, ETH_RX_TUNN_VXLAN, MAX_ETH_RX_TUNN_TYPE};
/* Aggregation end reason. */enum eth_tpa_end_reason { ETH_AGG_END_UNUSED, ETH_AGG_END_SP_UPDATE, ETH_AGG_END_MAX_LEN, ETH_AGG_END_LAST_SEG, ETH_AGG_END_TIMEOUT, ETH_AGG_END_NOT_CONSISTENT, ETH_AGG_END_OUT_OF_ORDER, ETH_AGG_END_NON_TPA_SEG, MAX_ETH_TPA_END_REASON};
/* The first tx bd of a given packet */struct eth_tx_1st_bd { struct regpair addr; __le16 nbytes; struct eth_tx_data_1st_bd data;};
/* The second tx bd of a given packet */struct eth_tx_2nd_bd { struct regpair addr; __le16 nbytes; struct eth_tx_data_2nd_bd data;};
/* The parsing information data for the third tx bd of a given packet */struct eth_tx_data_3rd_bd { __le16 lso_mss; __le16 bitfields;#define ETH_TX_DATA_3RD_BD_TCP_HDR_LEN_DW_MASK 0xF#define ETH_TX_DATA_3RD_BD_TCP_HDR_LEN_DW_SHIFT 0#define ETH_TX_DATA_3RD_BD_HDR_NBD_MASK 0xF#define ETH_TX_DATA_3RD_BD_HDR_NBD_SHIFT 4#define ETH_TX_DATA_3RD_BD_START_BD_MASK 0x1#define ETH_TX_DATA_3RD_BD_START_BD_SHIFT 8#define ETH_TX_DATA_3RD_BD_RESERVED0_MASK 0x7F#define ETH_TX_DATA_3RD_BD_RESERVED0_SHIFT 9 u8 tunn_l4_hdr_start_offset_w; u8 tunn_hdr_size_w;};
/* The third tx bd of a given packet */struct eth_tx_3rd_bd { struct regpair addr; __le16 nbytes; struct eth_tx_data_3rd_bd data;};
/* The parsing information data for the forth tx bd of a given packet. */struct eth_tx_data_4th_bd { u8 dst_vport_id; u8 reserved4; __le16 bitfields;#define ETH_TX_DATA_4TH_BD_DST_VPORT_ID_VALID_MASK 0x1#define ETH_TX_DATA_4TH_BD_DST_VPORT_ID_VALID_SHIFT 0#define ETH_TX_DATA_4TH_BD_RESERVED1_MASK 0x7F#define ETH_TX_DATA_4TH_BD_RESERVED1_SHIFT 1#define ETH_TX_DATA_4TH_BD_START_BD_MASK 0x1#define ETH_TX_DATA_4TH_BD_START_BD_SHIFT 8#define ETH_TX_DATA_4TH_BD_RESERVED2_MASK 0x7F#define ETH_TX_DATA_4TH_BD_RESERVED2_SHIFT 9 __le16 reserved3;};
/* The forth tx bd of a given packet */struct eth_tx_4th_bd { struct regpair addr; /* Single continuous buffer */ __le16 nbytes; /* Number of bytes in this BD */ struct eth_tx_data_4th_bd data; /* Parsing information data */};
/* Complementary information for the regular tx bd of a given packet */struct eth_tx_data_bd { __le16 reserved0; __le16 bitfields;#define ETH_TX_DATA_BD_RESERVED1_MASK 0xFF#define ETH_TX_DATA_BD_RESERVED1_SHIFT 0#define ETH_TX_DATA_BD_START_BD_MASK 0x1#define ETH_TX_DATA_BD_START_BD_SHIFT 8#define ETH_TX_DATA_BD_RESERVED2_MASK 0x7F#define ETH_TX_DATA_BD_RESERVED2_SHIFT 9 __le16 reserved3;};
/* The common non-special TX BD ring element */struct eth_tx_bd { struct regpair addr; __le16 nbytes; struct eth_tx_data_bd data;};
union eth_tx_bd_types { struct eth_tx_1st_bd first_bd; struct eth_tx_2nd_bd second_bd; struct eth_tx_3rd_bd third_bd; struct eth_tx_4th_bd fourth_bd; struct eth_tx_bd reg_bd;};
/* Mstorm Queue Zone */enum eth_tx_tunn_type { ETH_TX_TUNN_GENEVE, ETH_TX_TUNN_TTAG, ETH_TX_TUNN_GRE, ETH_TX_TUNN_VXLAN, MAX_ETH_TX_TUNN_TYPE};
/* Mstorm Queue Zone */struct mstorm_eth_queue_zone { struct eth_rx_prod_data rx_producers; __le32 reserved[3];};
/* Ystorm Queue Zone */struct xstorm_eth_queue_zone { struct coalescing_timeset int_coalescing_timeset; u8 reserved[7];};
/* ETH doorbell data */struct eth_db_data { u8 params;#define ETH_DB_DATA_DEST_MASK 0x3#define ETH_DB_DATA_DEST_SHIFT 0#define ETH_DB_DATA_AGG_CMD_MASK 0x3#define ETH_DB_DATA_AGG_CMD_SHIFT 2#define ETH_DB_DATA_BYPASS_EN_MASK 0x1#define ETH_DB_DATA_BYPASS_EN_SHIFT 4#define ETH_DB_DATA_RESERVED_MASK 0x1#define ETH_DB_DATA_RESERVED_SHIFT 5#define ETH_DB_DATA_AGG_VAL_SEL_MASK 0x3#define ETH_DB_DATA_AGG_VAL_SEL_SHIFT 6 u8 agg_flags; __le16 bd_prod;};
/* RSS hash type */enum rss_hash_type { RSS_HASH_TYPE_DEFAULT = 0, RSS_HASH_TYPE_IPV4 = 1, RSS_HASH_TYPE_TCP_IPV4 = 2, RSS_HASH_TYPE_IPV6 = 3, RSS_HASH_TYPE_TCP_IPV6 = 4, RSS_HASH_TYPE_UDP_IPV4 = 5, RSS_HASH_TYPE_UDP_IPV6 = 6, MAX_RSS_HASH_TYPE};
#endif /* __ETH_COMMON__ */