Something went wrong. Try again.
Linux kernel mirror (for testing) git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
Something went wrong. Try again.
123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616/* SPDX-License-Identifier: GPL-2.0-only *//* * UEFI Common Platform Error Record * * Copyright (C) 2010, Intel Corp. * Author: Huang Ying <ying.huang@intel.com> */
#ifndef LINUX_CPER_H#define LINUX_CPER_H
#include <linux/uuid.h>#include <linux/trace_seq.h>
/* CPER record signature and the size */#define CPER_SIG_RECORD "CPER"#define CPER_SIG_SIZE 4/* Used in signature_end field in struct cper_record_header */#define CPER_SIG_END 0xffffffff
/* * CPER record header revision, used in revision field in struct * cper_record_header */#define CPER_RECORD_REV 0x0100
/* * CPER record length contains the CPER fields which are relevant for further * handling of a memory error in userspace (we don't carry all the fields * defined in the UEFI spec because some of them don't make any sense.) * Currently, a length of 256 should be more than enough. */#define CPER_REC_LEN 256/* * Severity definition for error_severity in struct cper_record_header * and section_severity in struct cper_section_descriptor */enum { CPER_SEV_RECOVERABLE, CPER_SEV_FATAL, CPER_SEV_CORRECTED, CPER_SEV_INFORMATIONAL,};
/* * Validation bits definition for validation_bits in struct * cper_record_header. If set, corresponding fields in struct * cper_record_header contain valid information. */#define CPER_VALID_PLATFORM_ID 0x0001#define CPER_VALID_TIMESTAMP 0x0002#define CPER_VALID_PARTITION_ID 0x0004
/* * Notification type used to generate error record, used in * notification_type in struct cper_record_header. These UUIDs are defined * in the UEFI spec v2.7, sec N.2.1. */
/* Corrected Machine Check */#define CPER_NOTIFY_CMC \ GUID_INIT(0x2DCE8BB1, 0xBDD7, 0x450e, 0xB9, 0xAD, 0x9C, 0xF4, \ 0xEB, 0xD4, 0xF8, 0x90)/* Corrected Platform Error */#define CPER_NOTIFY_CPE \ GUID_INIT(0x4E292F96, 0xD843, 0x4a55, 0xA8, 0xC2, 0xD4, 0x81, \ 0xF2, 0x7E, 0xBE, 0xEE)/* Machine Check Exception */#define CPER_NOTIFY_MCE \ GUID_INIT(0xE8F56FFE, 0x919C, 0x4cc5, 0xBA, 0x88, 0x65, 0xAB, \ 0xE1, 0x49, 0x13, 0xBB)/* PCI Express Error */#define CPER_NOTIFY_PCIE \ GUID_INIT(0xCF93C01F, 0x1A16, 0x4dfc, 0xB8, 0xBC, 0x9C, 0x4D, \ 0xAF, 0x67, 0xC1, 0x04)/* INIT Record (for IPF) */#define CPER_NOTIFY_INIT \ GUID_INIT(0xCC5263E8, 0x9308, 0x454a, 0x89, 0xD0, 0x34, 0x0B, \ 0xD3, 0x9B, 0xC9, 0x8E)/* Non-Maskable Interrupt */#define CPER_NOTIFY_NMI \ GUID_INIT(0x5BAD89FF, 0xB7E6, 0x42c9, 0x81, 0x4A, 0xCF, 0x24, \ 0x85, 0xD6, 0xE9, 0x8A)/* BOOT Error Record */#define CPER_NOTIFY_BOOT \ GUID_INIT(0x3D61A466, 0xAB40, 0x409a, 0xA6, 0x98, 0xF3, 0x62, \ 0xD4, 0x64, 0xB3, 0x8F)/* DMA Remapping Error */#define CPER_NOTIFY_DMAR \ GUID_INIT(0x667DD791, 0xC6B3, 0x4c27, 0x8A, 0x6B, 0x0F, 0x8E, \ 0x72, 0x2D, 0xEB, 0x41)/* CXL Protocol Error Section */#define CPER_SEC_CXL_PROT_ERR \ GUID_INIT(0x80B9EFB4, 0x52B5, 0x4DE3, 0xA7, 0x77, 0x68, 0x78, \ 0x4B, 0x77, 0x10, 0x48)
/* CXL Event record UUIDs are formatted as GUIDs and reported in section type *//* * General Media Event Record * CXL rev 3.0 Section 8.2.9.2.1.1; Table 8-43 */#define CPER_SEC_CXL_GEN_MEDIA_GUID \ GUID_INIT(0xfbcd0a77, 0xc260, 0x417f, \ 0x85, 0xa9, 0x08, 0x8b, 0x16, 0x21, 0xeb, 0xa6)/* * DRAM Event Record * CXL rev 3.0 section 8.2.9.2.1.2; Table 8-44 */#define CPER_SEC_CXL_DRAM_GUID \ GUID_INIT(0x601dcbb3, 0x9c06, 0x4eab, \ 0xb8, 0xaf, 0x4e, 0x9b, 0xfb, 0x5c, 0x96, 0x24)/* * Memory Module Event Record * CXL rev 3.0 section 8.2.9.2.1.3; Table 8-45 */#define CPER_SEC_CXL_MEM_MODULE_GUID \ GUID_INIT(0xfe927475, 0xdd59, 0x4339, \ 0xa5, 0x86, 0x79, 0xba, 0xb1, 0x13, 0xb7, 0x74)
/* * Flags bits definitions for flags in struct cper_record_header * If set, the error has been recovered */#define CPER_HW_ERROR_FLAGS_RECOVERED 0x1/* If set, the error is for previous boot */#define CPER_HW_ERROR_FLAGS_PREVERR 0x2/* If set, the error is injected for testing */#define CPER_HW_ERROR_FLAGS_SIMULATED 0x4
/* * CPER section header revision, used in revision field in struct * cper_section_descriptor */#define CPER_SEC_REV 0x0100
/* * Validation bits definition for validation_bits in struct * cper_section_descriptor. If set, corresponding fields in struct * cper_section_descriptor contain valid information. */#define CPER_SEC_VALID_FRU_ID 0x1#define CPER_SEC_VALID_FRU_TEXT 0x2
/* * Flags bits definitions for flags in struct cper_section_descriptor * * If set, the section is associated with the error condition * directly, and should be focused on */#define CPER_SEC_PRIMARY 0x0001/* * If set, the error was not contained within the processor or memory * hierarchy and the error may have propagated to persistent storage * or network */#define CPER_SEC_CONTAINMENT_WARNING 0x0002/* If set, the component must be re-initialized or re-enabled prior to use */#define CPER_SEC_RESET 0x0004/* If set, Linux may choose to discontinue use of the resource */#define CPER_SEC_ERROR_THRESHOLD_EXCEEDED 0x0008/* * If set, resource could not be queried for error information due to * conflicts with other system software or resources. Some fields of * the section will be invalid */#define CPER_SEC_RESOURCE_NOT_ACCESSIBLE 0x0010/* * If set, action has been taken to ensure error containment (such as * poisoning data), but the error has not been fully corrected and the * data has not been consumed. Linux may choose to take further * corrective action before the data is consumed */#define CPER_SEC_LATENT_ERROR 0x0020
/* * Section type definitions, used in section_type field in struct * cper_section_descriptor. These UUIDs are defined in the UEFI spec * v2.7, sec N.2.2. */
/* Processor Generic */#define CPER_SEC_PROC_GENERIC \ GUID_INIT(0x9876CCAD, 0x47B4, 0x4bdb, 0xB6, 0x5E, 0x16, 0xF1, \ 0x93, 0xC4, 0xF3, 0xDB)/* Processor Specific: X86/X86_64 */#define CPER_SEC_PROC_IA \ GUID_INIT(0xDC3EA0B0, 0xA144, 0x4797, 0xB9, 0x5B, 0x53, 0xFA, \ 0x24, 0x2B, 0x6E, 0x1D)/* Processor Specific: IA64 */#define CPER_SEC_PROC_IPF \ GUID_INIT(0xE429FAF1, 0x3CB7, 0x11D4, 0x0B, 0xCA, 0x07, 0x00, \ 0x80, 0xC7, 0x3C, 0x88, 0x81)/* Processor Specific: ARM */#define CPER_SEC_PROC_ARM \ GUID_INIT(0xE19E3D16, 0xBC11, 0x11E4, 0x9C, 0xAA, 0xC2, 0x05, \ 0x1D, 0x5D, 0x46, 0xB0)/* Platform Memory */#define CPER_SEC_PLATFORM_MEM \ GUID_INIT(0xA5BC1114, 0x6F64, 0x4EDE, 0xB8, 0x63, 0x3E, 0x83, \ 0xED, 0x7C, 0x83, 0xB1)#define CPER_SEC_PCIE \ GUID_INIT(0xD995E954, 0xBBC1, 0x430F, 0xAD, 0x91, 0xB4, 0x4D, \ 0xCB, 0x3C, 0x6F, 0x35)/* Firmware Error Record Reference */#define CPER_SEC_FW_ERR_REC_REF \ GUID_INIT(0x81212A96, 0x09ED, 0x4996, 0x94, 0x71, 0x8D, 0x72, \ 0x9C, 0x8E, 0x69, 0xED)/* PCI/PCI-X Bus */#define CPER_SEC_PCI_X_BUS \ GUID_INIT(0xC5753963, 0x3B84, 0x4095, 0xBF, 0x78, 0xED, 0xDA, \ 0xD3, 0xF9, 0xC9, 0xDD)/* PCI Component/Device */#define CPER_SEC_PCI_DEV \ GUID_INIT(0xEB5E4685, 0xCA66, 0x4769, 0xB6, 0xA2, 0x26, 0x06, \ 0x8B, 0x00, 0x13, 0x26)#define CPER_SEC_DMAR_GENERIC \ GUID_INIT(0x5B51FEF7, 0xC79D, 0x4434, 0x8F, 0x1B, 0xAA, 0x62, \ 0xDE, 0x3E, 0x2C, 0x64)/* Intel VT for Directed I/O specific DMAr */#define CPER_SEC_DMAR_VT \ GUID_INIT(0x71761D37, 0x32B2, 0x45cd, 0xA7, 0xD0, 0xB0, 0xFE, \ 0xDD, 0x93, 0xE8, 0xCF)/* IOMMU specific DMAr */#define CPER_SEC_DMAR_IOMMU \ GUID_INIT(0x036F84E1, 0x7F37, 0x428c, 0xA7, 0x9E, 0x57, 0x5F, \ 0xDF, 0xAA, 0x84, 0xEC)
#define CPER_PROC_VALID_TYPE 0x0001#define CPER_PROC_VALID_ISA 0x0002#define CPER_PROC_VALID_ERROR_TYPE 0x0004#define CPER_PROC_VALID_OPERATION 0x0008#define CPER_PROC_VALID_FLAGS 0x0010#define CPER_PROC_VALID_LEVEL 0x0020#define CPER_PROC_VALID_VERSION 0x0040#define CPER_PROC_VALID_BRAND_INFO 0x0080#define CPER_PROC_VALID_ID 0x0100#define CPER_PROC_VALID_TARGET_ADDRESS 0x0200#define CPER_PROC_VALID_REQUESTOR_ID 0x0400#define CPER_PROC_VALID_RESPONDER_ID 0x0800#define CPER_PROC_VALID_IP 0x1000
#define CPER_MEM_VALID_ERROR_STATUS 0x0001#define CPER_MEM_VALID_PA 0x0002#define CPER_MEM_VALID_PA_MASK 0x0004#define CPER_MEM_VALID_NODE 0x0008#define CPER_MEM_VALID_CARD 0x0010#define CPER_MEM_VALID_MODULE 0x0020#define CPER_MEM_VALID_BANK 0x0040#define CPER_MEM_VALID_DEVICE 0x0080#define CPER_MEM_VALID_ROW 0x0100#define CPER_MEM_VALID_COLUMN 0x0200#define CPER_MEM_VALID_BIT_POSITION 0x0400#define CPER_MEM_VALID_REQUESTOR_ID 0x0800#define CPER_MEM_VALID_RESPONDER_ID 0x1000#define CPER_MEM_VALID_TARGET_ID 0x2000#define CPER_MEM_VALID_ERROR_TYPE 0x4000#define CPER_MEM_VALID_RANK_NUMBER 0x8000#define CPER_MEM_VALID_CARD_HANDLE 0x10000#define CPER_MEM_VALID_MODULE_HANDLE 0x20000#define CPER_MEM_VALID_ROW_EXT 0x40000#define CPER_MEM_VALID_BANK_GROUP 0x80000#define CPER_MEM_VALID_BANK_ADDRESS 0x100000#define CPER_MEM_VALID_CHIP_ID 0x200000
#define CPER_MEM_EXT_ROW_MASK 0x3#define CPER_MEM_EXT_ROW_SHIFT 16
#define CPER_MEM_BANK_ADDRESS_MASK 0xff#define CPER_MEM_BANK_GROUP_SHIFT 8
#define CPER_MEM_CHIP_ID_SHIFT 5
#define CPER_PCIE_VALID_PORT_TYPE 0x0001#define CPER_PCIE_VALID_VERSION 0x0002#define CPER_PCIE_VALID_COMMAND_STATUS 0x0004#define CPER_PCIE_VALID_DEVICE_ID 0x0008#define CPER_PCIE_VALID_SERIAL_NUMBER 0x0010#define CPER_PCIE_VALID_BRIDGE_CONTROL_STATUS 0x0020#define CPER_PCIE_VALID_CAPABILITY 0x0040#define CPER_PCIE_VALID_AER_INFO 0x0080
#define CPER_PCIE_SLOT_SHIFT 3
#define CPER_ARM_VALID_MPIDR BIT(0)#define CPER_ARM_VALID_AFFINITY_LEVEL BIT(1)#define CPER_ARM_VALID_RUNNING_STATE BIT(2)#define CPER_ARM_VALID_VENDOR_INFO BIT(3)
#define CPER_ARM_INFO_VALID_MULTI_ERR BIT(0)#define CPER_ARM_INFO_VALID_FLAGS BIT(1)#define CPER_ARM_INFO_VALID_ERR_INFO BIT(2)#define CPER_ARM_INFO_VALID_VIRT_ADDR BIT(3)#define CPER_ARM_INFO_VALID_PHYSICAL_ADDR BIT(4)
#define CPER_ARM_INFO_FLAGS_FIRST BIT(0)#define CPER_ARM_INFO_FLAGS_LAST BIT(1)#define CPER_ARM_INFO_FLAGS_PROPAGATED BIT(2)#define CPER_ARM_INFO_FLAGS_OVERFLOW BIT(3)
#define CPER_ARM_ERR_TYPE_MASK GENMASK(4,1)#define CPER_ARM_CACHE_ERROR BIT(1)#define CPER_ARM_TLB_ERROR BIT(2)#define CPER_ARM_BUS_ERROR BIT(3)#define CPER_ARM_VENDOR_ERROR BIT(4)
#define CPER_ARM_ERR_VALID_TRANSACTION_TYPE BIT(0)#define CPER_ARM_ERR_VALID_OPERATION_TYPE BIT(1)#define CPER_ARM_ERR_VALID_LEVEL BIT(2)#define CPER_ARM_ERR_VALID_PROC_CONTEXT_CORRUPT BIT(3)#define CPER_ARM_ERR_VALID_CORRECTED BIT(4)#define CPER_ARM_ERR_VALID_PRECISE_PC BIT(5)#define CPER_ARM_ERR_VALID_RESTARTABLE_PC BIT(6)#define CPER_ARM_ERR_VALID_PARTICIPATION_TYPE BIT(7)#define CPER_ARM_ERR_VALID_TIME_OUT BIT(8)#define CPER_ARM_ERR_VALID_ADDRESS_SPACE BIT(9)#define CPER_ARM_ERR_VALID_MEM_ATTRIBUTES BIT(10)#define CPER_ARM_ERR_VALID_ACCESS_MODE BIT(11)
#define CPER_ARM_ERR_TRANSACTION_SHIFT 16#define CPER_ARM_ERR_TRANSACTION_MASK GENMASK(1,0)#define CPER_ARM_ERR_OPERATION_SHIFT 18#define CPER_ARM_ERR_OPERATION_MASK GENMASK(3,0)#define CPER_ARM_ERR_LEVEL_SHIFT 22#define CPER_ARM_ERR_LEVEL_MASK GENMASK(2,0)#define CPER_ARM_ERR_PC_CORRUPT_SHIFT 25#define CPER_ARM_ERR_PC_CORRUPT_MASK GENMASK(0,0)#define CPER_ARM_ERR_CORRECTED_SHIFT 26#define CPER_ARM_ERR_CORRECTED_MASK GENMASK(0,0)#define CPER_ARM_ERR_PRECISE_PC_SHIFT 27#define CPER_ARM_ERR_PRECISE_PC_MASK GENMASK(0,0)#define CPER_ARM_ERR_RESTARTABLE_PC_SHIFT 28#define CPER_ARM_ERR_RESTARTABLE_PC_MASK GENMASK(0,0)#define CPER_ARM_ERR_PARTICIPATION_TYPE_SHIFT 29#define CPER_ARM_ERR_PARTICIPATION_TYPE_MASK GENMASK(1,0)#define CPER_ARM_ERR_TIME_OUT_SHIFT 31#define CPER_ARM_ERR_TIME_OUT_MASK GENMASK(0,0)#define CPER_ARM_ERR_ADDRESS_SPACE_SHIFT 32#define CPER_ARM_ERR_ADDRESS_SPACE_MASK GENMASK(1,0)#define CPER_ARM_ERR_MEM_ATTRIBUTES_SHIFT 34#define CPER_ARM_ERR_MEM_ATTRIBUTES_MASK GENMASK(8,0)#define CPER_ARM_ERR_ACCESS_MODE_SHIFT 43#define CPER_ARM_ERR_ACCESS_MODE_MASK GENMASK(0,0)
/* * All tables and structs must be byte-packed to match CPER * specification, since the tables are provided by the system BIOS */#pragma pack(1)
/* Record Header, UEFI v2.7 sec N.2.1 */struct cper_record_header { char signature[CPER_SIG_SIZE]; /* must be CPER_SIG_RECORD */ u16 revision; /* must be CPER_RECORD_REV */ u32 signature_end; /* must be CPER_SIG_END */ u16 section_count; u32 error_severity; u32 validation_bits; u32 record_length; u64 timestamp; guid_t platform_id; guid_t partition_id; guid_t creator_id; guid_t notification_type; u64 record_id; u32 flags; u64 persistence_information; u8 reserved[12]; /* must be zero */};
/* Section Descriptor, UEFI v2.7 sec N.2.2 */struct cper_section_descriptor { u32 section_offset; /* Offset in bytes of the * section body from the base * of the record header */ u32 section_length; u16 revision; /* must be CPER_RECORD_REV */ u8 validation_bits; u8 reserved; /* must be zero */ u32 flags; guid_t section_type; guid_t fru_id; u32 section_severity; u8 fru_text[20];};
/* Generic Processor Error Section, UEFI v2.7 sec N.2.4.1 */struct cper_sec_proc_generic { u64 validation_bits; u8 proc_type; u8 proc_isa; u8 proc_error_type; u8 operation; u8 flags; u8 level; u16 reserved; u64 cpu_version; char cpu_brand[128]; u64 proc_id; u64 target_addr; u64 requestor_id; u64 responder_id; u64 ip;};
/* IA32/X64 Processor Error Section, UEFI v2.7 sec N.2.4.2 */struct cper_sec_proc_ia { u64 validation_bits; u64 lapic_id; u8 cpuid[48];};
/* IA32/X64 Processor Error Information Structure, UEFI v2.7 sec N.2.4.2.1 */struct cper_ia_err_info { guid_t err_type; u64 validation_bits; u64 check_info; u64 target_id; u64 requestor_id; u64 responder_id; u64 ip;};
/* IA32/X64 Processor Context Information Structure, UEFI v2.7 sec N.2.4.2.2 */struct cper_ia_proc_ctx { u16 reg_ctx_type; u16 reg_arr_size; u32 msr_addr; u64 mm_reg_addr;};
/* ARM Processor Error Section, UEFI v2.7 sec N.2.4.4 */struct cper_sec_proc_arm { u32 validation_bits; u16 err_info_num; /* Number of Processor Error Info */ u16 context_info_num; /* Number of Processor Context Info Records*/ u32 section_length; u8 affinity_level; u8 reserved[3]; /* must be zero */ u64 mpidr; u64 midr; u32 running_state; /* Bit 0 set - Processor running. PSCI = 0 */ u32 psci_state;};
/* ARM Processor Error Information Structure, UEFI v2.7 sec N.2.4.4.1 */struct cper_arm_err_info { u8 version; u8 length; u16 validation_bits; u8 type; u16 multiple_error; u8 flags; u64 error_info; u64 virt_fault_addr; u64 physical_fault_addr;};
/* ARM Processor Context Information Structure, UEFI v2.7 sec N.2.4.4.2 */struct cper_arm_ctx_info { u16 version; u16 type; u32 size;};
/* Old Memory Error Section, UEFI v2.1, v2.2 */struct cper_sec_mem_err_old { u64 validation_bits; u64 error_status; u64 physical_addr; u64 physical_addr_mask; u16 node; u16 card; u16 module; u16 bank; u16 device; u16 row; u16 column; u16 bit_pos; u64 requestor_id; u64 responder_id; u64 target_id; u8 error_type;};
/* Memory Error Section (UEFI >= v2.3), UEFI v2.8 sec N.2.5 */struct cper_sec_mem_err { u64 validation_bits; u64 error_status; u64 physical_addr; u64 physical_addr_mask; u16 node; u16 card; u16 module; u16 bank; u16 device; u16 row; u16 column; u16 bit_pos; u64 requestor_id; u64 responder_id; u64 target_id; u8 error_type; u8 extended; u16 rank; u16 mem_array_handle; /* "card handle" in UEFI 2.4 */ u16 mem_dev_handle; /* "module handle" in UEFI 2.4 */};
struct cper_mem_err_compact { u64 validation_bits; u16 node; u16 card; u16 module; u16 bank; u16 device; u16 row; u16 column; u16 bit_pos; u64 requestor_id; u64 responder_id; u64 target_id; u16 rank; u16 mem_array_handle; u16 mem_dev_handle; u8 extended;};
static inline u32 cper_get_mem_extension(u64 mem_valid, u8 mem_extended){ if (!(mem_valid & CPER_MEM_VALID_ROW_EXT)) return 0; return (mem_extended & CPER_MEM_EXT_ROW_MASK) << CPER_MEM_EXT_ROW_SHIFT;}
/* PCI Express Error Section, UEFI v2.7 sec N.2.7 */struct cper_sec_pcie { u64 validation_bits; u32 port_type; struct { u8 minor; u8 major; u8 reserved[2]; } version; u16 command; u16 status; u32 reserved; struct { u16 vendor_id; u16 device_id; u8 class_code[3]; u8 function; u8 device; u16 segment; u8 bus; u8 secondary_bus; u16 slot; u8 reserved; } device_id; struct { u32 lower; u32 upper; } serial_number; struct { u16 secondary_status; u16 control; } bridge; u8 capability[60]; u8 aer_info[96];};
/* Firmware Error Record Reference, UEFI v2.7 sec N.2.10 */struct cper_sec_fw_err_rec_ref { u8 record_type; u8 revision; u8 reserved[6]; u64 record_identifier; guid_t record_identifier_guid;};
/* Reset to default packing */#pragma pack()
extern const char *const cper_proc_error_type_strs[4];
u64 cper_next_record_id(void);const char *cper_severity_str(unsigned int);const char *cper_mem_err_type_str(unsigned int);const char *cper_mem_err_status_str(u64 status);void cper_print_bits(const char *prefix, unsigned int bits, const char * const strs[], unsigned int strs_size);int cper_bits_to_str(char *buf, int buf_size, unsigned long bits, const char * const strs[], unsigned int strs_size);void cper_mem_err_pack(const struct cper_sec_mem_err *, struct cper_mem_err_compact *);const char *cper_mem_err_unpack(struct trace_seq *, struct cper_mem_err_compact *);void cper_print_proc_arm(const char *pfx, const struct cper_sec_proc_arm *proc, u32 length);void cper_print_proc_ia(const char *pfx, const struct cper_sec_proc_ia *proc);int cper_mem_err_location(struct cper_mem_err_compact *mem, char *msg);int cper_dimm_err_location(struct cper_mem_err_compact *mem, char *msg);
struct acpi_hest_generic_status;void cper_estatus_print(const char *pfx, const struct acpi_hest_generic_status *estatus);int cper_estatus_check_header(const struct acpi_hest_generic_status *estatus);int cper_estatus_check(const struct acpi_hest_generic_status *estatus);
struct cxl_cper_sec_prot_err;void cxl_cper_print_prot_err(const char *pfx, const struct cxl_cper_sec_prot_err *prot_err);
#endif