tjh.dev
Linux kernel mirror (for testing)
git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
kernel
os
linux
1/*
2 * Copyright 2021 Advanced Micro Devices, Inc.
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
10 *
11 * The above copyright notice and this permission notice shall be included in
12 * all copies or substantial portions of the Software.
13 *
14 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
15 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
16 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
17 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
18 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
19 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
20 * OTHER DEALINGS IN THE SOFTWARE.
21 *
22 */
23#include <linux/firmware.h>
24#include <linux/slab.h>
25#include <linux/module.h>
26#include <linux/pci.h>
27
28#include "amdgpu.h"
29#include "amdgpu_atombios.h"
30#include "amdgpu_ih.h"
31#include "amdgpu_uvd.h"
32#include "amdgpu_vce.h"
33#include "amdgpu_ucode.h"
34#include "amdgpu_psp.h"
35#include "amdgpu_smu.h"
36#include "atom.h"
37#include "amd_pcie.h"
38
39#include "gc/gc_11_0_0_offset.h"
40#include "gc/gc_11_0_0_sh_mask.h"
41#include "mp/mp_13_0_0_offset.h"
42
43#include "soc15.h"
44#include "soc15_common.h"
45#include "soc21.h"
46#include "mxgpu_nv.h"
47
48static const struct amd_ip_funcs soc21_common_ip_funcs;
49
50/* SOC21 */
51static const struct amdgpu_video_codec_info vcn_4_0_0_video_codecs_encode_array_vcn0[] = {
52 {codec_info_build(AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_MPEG4_AVC, 4096, 2304, 0)},
53 {codec_info_build(AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_HEVC, 4096, 2304, 0)},
54 {codec_info_build(AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_AV1, 8192, 4352, 0)},
55};
56
57static const struct amdgpu_video_codec_info vcn_4_0_0_video_codecs_encode_array_vcn1[] = {
58 {codec_info_build(AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_MPEG4_AVC, 4096, 2304, 0)},
59 {codec_info_build(AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_HEVC, 4096, 2304, 0)},
60};
61
62static const struct amdgpu_video_codecs vcn_4_0_0_video_codecs_encode_vcn0 = {
63 .codec_count = ARRAY_SIZE(vcn_4_0_0_video_codecs_encode_array_vcn0),
64 .codec_array = vcn_4_0_0_video_codecs_encode_array_vcn0,
65};
66
67static const struct amdgpu_video_codecs vcn_4_0_0_video_codecs_encode_vcn1 = {
68 .codec_count = ARRAY_SIZE(vcn_4_0_0_video_codecs_encode_array_vcn1),
69 .codec_array = vcn_4_0_0_video_codecs_encode_array_vcn1,
70};
71
72static const struct amdgpu_video_codec_info vcn_4_0_0_video_codecs_decode_array_vcn0[] = {
73 {codec_info_build(AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_MPEG4_AVC, 4096, 4096, 52)},
74 {codec_info_build(AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_HEVC, 8192, 4352, 186)},
75 {codec_info_build(AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_JPEG, 4096, 4096, 0)},
76 {codec_info_build(AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_VP9, 8192, 4352, 0)},
77 {codec_info_build(AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_AV1, 8192, 4352, 0)},
78};
79
80static const struct amdgpu_video_codec_info vcn_4_0_0_video_codecs_decode_array_vcn1[] = {
81 {codec_info_build(AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_MPEG4_AVC, 4096, 4096, 52)},
82 {codec_info_build(AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_HEVC, 8192, 4352, 186)},
83 {codec_info_build(AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_JPEG, 4096, 4096, 0)},
84 {codec_info_build(AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_VP9, 8192, 4352, 0)},
85};
86
87static const struct amdgpu_video_codecs vcn_4_0_0_video_codecs_decode_vcn0 = {
88 .codec_count = ARRAY_SIZE(vcn_4_0_0_video_codecs_decode_array_vcn0),
89 .codec_array = vcn_4_0_0_video_codecs_decode_array_vcn0,
90};
91
92static const struct amdgpu_video_codecs vcn_4_0_0_video_codecs_decode_vcn1 = {
93 .codec_count = ARRAY_SIZE(vcn_4_0_0_video_codecs_decode_array_vcn1),
94 .codec_array = vcn_4_0_0_video_codecs_decode_array_vcn1,
95};
96
97/* SRIOV SOC21, not const since data is controlled by host */
98static struct amdgpu_video_codec_info sriov_vcn_4_0_0_video_codecs_encode_array_vcn0[] = {
99 {codec_info_build(AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_MPEG4_AVC, 4096, 2304, 0)},
100 {codec_info_build(AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_HEVC, 4096, 2304, 0)},
101 {codec_info_build(AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_AV1, 8192, 4352, 0)},
102};
103
104static struct amdgpu_video_codec_info sriov_vcn_4_0_0_video_codecs_encode_array_vcn1[] = {
105 {codec_info_build(AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_MPEG4_AVC, 4096, 2304, 0)},
106 {codec_info_build(AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_HEVC, 4096, 2304, 0)},
107};
108
109static struct amdgpu_video_codecs sriov_vcn_4_0_0_video_codecs_encode_vcn0 = {
110 .codec_count = ARRAY_SIZE(sriov_vcn_4_0_0_video_codecs_encode_array_vcn0),
111 .codec_array = sriov_vcn_4_0_0_video_codecs_encode_array_vcn0,
112};
113
114static struct amdgpu_video_codecs sriov_vcn_4_0_0_video_codecs_encode_vcn1 = {
115 .codec_count = ARRAY_SIZE(sriov_vcn_4_0_0_video_codecs_encode_array_vcn1),
116 .codec_array = sriov_vcn_4_0_0_video_codecs_encode_array_vcn1,
117};
118
119static struct amdgpu_video_codec_info sriov_vcn_4_0_0_video_codecs_decode_array_vcn0[] = {
120 {codec_info_build(AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_MPEG2, 4096, 4096, 3)},
121 {codec_info_build(AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_MPEG4, 4096, 4096, 5)},
122 {codec_info_build(AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_MPEG4_AVC, 4096, 4096, 52)},
123 {codec_info_build(AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_VC1, 4096, 4096, 4)},
124 {codec_info_build(AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_HEVC, 8192, 4352, 186)},
125 {codec_info_build(AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_JPEG, 4096, 4096, 0)},
126 {codec_info_build(AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_VP9, 8192, 4352, 0)},
127 {codec_info_build(AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_AV1, 8192, 4352, 0)},
128};
129
130static struct amdgpu_video_codec_info sriov_vcn_4_0_0_video_codecs_decode_array_vcn1[] = {
131 {codec_info_build(AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_MPEG2, 4096, 4096, 3)},
132 {codec_info_build(AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_MPEG4, 4096, 4096, 5)},
133 {codec_info_build(AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_MPEG4_AVC, 4096, 4096, 52)},
134 {codec_info_build(AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_VC1, 4096, 4096, 4)},
135 {codec_info_build(AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_HEVC, 8192, 4352, 186)},
136 {codec_info_build(AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_JPEG, 4096, 4096, 0)},
137 {codec_info_build(AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_VP9, 8192, 4352, 0)},
138};
139
140static struct amdgpu_video_codecs sriov_vcn_4_0_0_video_codecs_decode_vcn0 = {
141 .codec_count = ARRAY_SIZE(sriov_vcn_4_0_0_video_codecs_decode_array_vcn0),
142 .codec_array = sriov_vcn_4_0_0_video_codecs_decode_array_vcn0,
143};
144
145static struct amdgpu_video_codecs sriov_vcn_4_0_0_video_codecs_decode_vcn1 = {
146 .codec_count = ARRAY_SIZE(sriov_vcn_4_0_0_video_codecs_decode_array_vcn1),
147 .codec_array = sriov_vcn_4_0_0_video_codecs_decode_array_vcn1,
148};
149
150static int soc21_query_video_codecs(struct amdgpu_device *adev, bool encode,
151 const struct amdgpu_video_codecs **codecs)
152{
153 if (adev->vcn.num_vcn_inst == hweight8(adev->vcn.harvest_config))
154 return -EINVAL;
155
156 switch (amdgpu_ip_version(adev, UVD_HWIP, 0)) {
157 case IP_VERSION(4, 0, 0):
158 case IP_VERSION(4, 0, 2):
159 case IP_VERSION(4, 0, 4):
160 case IP_VERSION(4, 0, 5):
161 if (amdgpu_sriov_vf(adev)) {
162 if ((adev->vcn.harvest_config & AMDGPU_VCN_HARVEST_VCN0) ||
163 !amdgpu_sriov_is_av1_support(adev)) {
164 if (encode)
165 *codecs = &sriov_vcn_4_0_0_video_codecs_encode_vcn1;
166 else
167 *codecs = &sriov_vcn_4_0_0_video_codecs_decode_vcn1;
168 } else {
169 if (encode)
170 *codecs = &sriov_vcn_4_0_0_video_codecs_encode_vcn0;
171 else
172 *codecs = &sriov_vcn_4_0_0_video_codecs_decode_vcn0;
173 }
174 } else {
175 if ((adev->vcn.harvest_config & AMDGPU_VCN_HARVEST_VCN0)) {
176 if (encode)
177 *codecs = &vcn_4_0_0_video_codecs_encode_vcn1;
178 else
179 *codecs = &vcn_4_0_0_video_codecs_decode_vcn1;
180 } else {
181 if (encode)
182 *codecs = &vcn_4_0_0_video_codecs_encode_vcn0;
183 else
184 *codecs = &vcn_4_0_0_video_codecs_decode_vcn0;
185 }
186 }
187 return 0;
188 default:
189 return -EINVAL;
190 }
191}
192
193static u32 soc21_didt_rreg(struct amdgpu_device *adev, u32 reg)
194{
195 unsigned long flags, address, data;
196 u32 r;
197
198 address = SOC15_REG_OFFSET(GC, 0, regDIDT_IND_INDEX);
199 data = SOC15_REG_OFFSET(GC, 0, regDIDT_IND_DATA);
200
201 spin_lock_irqsave(&adev->didt_idx_lock, flags);
202 WREG32(address, (reg));
203 r = RREG32(data);
204 spin_unlock_irqrestore(&adev->didt_idx_lock, flags);
205 return r;
206}
207
208static void soc21_didt_wreg(struct amdgpu_device *adev, u32 reg, u32 v)
209{
210 unsigned long flags, address, data;
211
212 address = SOC15_REG_OFFSET(GC, 0, regDIDT_IND_INDEX);
213 data = SOC15_REG_OFFSET(GC, 0, regDIDT_IND_DATA);
214
215 spin_lock_irqsave(&adev->didt_idx_lock, flags);
216 WREG32(address, (reg));
217 WREG32(data, (v));
218 spin_unlock_irqrestore(&adev->didt_idx_lock, flags);
219}
220
221static u32 soc21_get_config_memsize(struct amdgpu_device *adev)
222{
223 return adev->nbio.funcs->get_memsize(adev);
224}
225
226static u32 soc21_get_xclk(struct amdgpu_device *adev)
227{
228 return adev->clock.spll.reference_freq;
229}
230
231
232void soc21_grbm_select(struct amdgpu_device *adev,
233 u32 me, u32 pipe, u32 queue, u32 vmid)
234{
235 u32 grbm_gfx_cntl = 0;
236 grbm_gfx_cntl = REG_SET_FIELD(grbm_gfx_cntl, GRBM_GFX_CNTL, PIPEID, pipe);
237 grbm_gfx_cntl = REG_SET_FIELD(grbm_gfx_cntl, GRBM_GFX_CNTL, MEID, me);
238 grbm_gfx_cntl = REG_SET_FIELD(grbm_gfx_cntl, GRBM_GFX_CNTL, VMID, vmid);
239 grbm_gfx_cntl = REG_SET_FIELD(grbm_gfx_cntl, GRBM_GFX_CNTL, QUEUEID, queue);
240
241 WREG32_SOC15(GC, 0, regGRBM_GFX_CNTL, grbm_gfx_cntl);
242}
243
244static bool soc21_read_disabled_bios(struct amdgpu_device *adev)
245{
246 /* todo */
247 return false;
248}
249
250static struct soc15_allowed_register_entry soc21_allowed_read_registers[] = {
251 { SOC15_REG_ENTRY(GC, 0, regGRBM_STATUS)},
252 { SOC15_REG_ENTRY(GC, 0, regGRBM_STATUS2)},
253 { SOC15_REG_ENTRY(GC, 0, regGRBM_STATUS_SE0)},
254 { SOC15_REG_ENTRY(GC, 0, regGRBM_STATUS_SE1)},
255 { SOC15_REG_ENTRY(GC, 0, regGRBM_STATUS_SE2)},
256 { SOC15_REG_ENTRY(GC, 0, regGRBM_STATUS_SE3)},
257 { SOC15_REG_ENTRY(SDMA0, 0, regSDMA0_STATUS_REG)},
258 { SOC15_REG_ENTRY(SDMA1, 0, regSDMA1_STATUS_REG)},
259 { SOC15_REG_ENTRY(GC, 0, regCP_STAT)},
260 { SOC15_REG_ENTRY(GC, 0, regCP_STALLED_STAT1)},
261 { SOC15_REG_ENTRY(GC, 0, regCP_STALLED_STAT2)},
262 { SOC15_REG_ENTRY(GC, 0, regCP_STALLED_STAT3)},
263 { SOC15_REG_ENTRY(GC, 0, regCP_CPF_BUSY_STAT)},
264 { SOC15_REG_ENTRY(GC, 0, regCP_CPF_STALLED_STAT1)},
265 { SOC15_REG_ENTRY(GC, 0, regCP_CPF_STATUS)},
266 { SOC15_REG_ENTRY(GC, 0, regCP_CPC_BUSY_STAT)},
267 { SOC15_REG_ENTRY(GC, 0, regCP_CPC_STALLED_STAT1)},
268 { SOC15_REG_ENTRY(GC, 0, regCP_CPC_STATUS)},
269 { SOC15_REG_ENTRY(GC, 0, regGB_ADDR_CONFIG)},
270};
271
272static uint32_t soc21_read_indexed_register(struct amdgpu_device *adev, u32 se_num,
273 u32 sh_num, u32 reg_offset)
274{
275 uint32_t val;
276
277 mutex_lock(&adev->grbm_idx_mutex);
278 if (se_num != 0xffffffff || sh_num != 0xffffffff)
279 amdgpu_gfx_select_se_sh(adev, se_num, sh_num, 0xffffffff, 0);
280
281 val = RREG32(reg_offset);
282
283 if (se_num != 0xffffffff || sh_num != 0xffffffff)
284 amdgpu_gfx_select_se_sh(adev, 0xffffffff, 0xffffffff, 0xffffffff, 0);
285 mutex_unlock(&adev->grbm_idx_mutex);
286 return val;
287}
288
289static uint32_t soc21_get_register_value(struct amdgpu_device *adev,
290 bool indexed, u32 se_num,
291 u32 sh_num, u32 reg_offset)
292{
293 if (indexed) {
294 return soc21_read_indexed_register(adev, se_num, sh_num, reg_offset);
295 } else {
296 if (reg_offset == SOC15_REG_OFFSET(GC, 0, regGB_ADDR_CONFIG) && adev->gfx.config.gb_addr_config)
297 return adev->gfx.config.gb_addr_config;
298 return RREG32(reg_offset);
299 }
300}
301
302static int soc21_read_register(struct amdgpu_device *adev, u32 se_num,
303 u32 sh_num, u32 reg_offset, u32 *value)
304{
305 uint32_t i;
306 struct soc15_allowed_register_entry *en;
307
308 *value = 0;
309 for (i = 0; i < ARRAY_SIZE(soc21_allowed_read_registers); i++) {
310 en = &soc21_allowed_read_registers[i];
311 if (!adev->reg_offset[en->hwip][en->inst])
312 continue;
313 else if (reg_offset != (adev->reg_offset[en->hwip][en->inst][en->seg]
314 + en->reg_offset))
315 continue;
316
317 *value = soc21_get_register_value(adev,
318 soc21_allowed_read_registers[i].grbm_indexed,
319 se_num, sh_num, reg_offset);
320 return 0;
321 }
322 return -EINVAL;
323}
324
325#if 0
326static int soc21_asic_mode1_reset(struct amdgpu_device *adev)
327{
328 u32 i;
329 int ret = 0;
330
331 amdgpu_atombios_scratch_regs_engine_hung(adev, true);
332
333 /* disable BM */
334 pci_clear_master(adev->pdev);
335
336 amdgpu_device_cache_pci_state(adev->pdev);
337
338 if (amdgpu_dpm_is_mode1_reset_supported(adev)) {
339 dev_info(adev->dev, "GPU smu mode1 reset\n");
340 ret = amdgpu_dpm_mode1_reset(adev);
341 } else {
342 dev_info(adev->dev, "GPU psp mode1 reset\n");
343 ret = psp_gpu_reset(adev);
344 }
345
346 if (ret)
347 dev_err(adev->dev, "GPU mode1 reset failed\n");
348 amdgpu_device_load_pci_state(adev->pdev);
349
350 /* wait for asic to come out of reset */
351 for (i = 0; i < adev->usec_timeout; i++) {
352 u32 memsize = adev->nbio.funcs->get_memsize(adev);
353
354 if (memsize != 0xffffffff)
355 break;
356 udelay(1);
357 }
358
359 amdgpu_atombios_scratch_regs_engine_hung(adev, false);
360
361 return ret;
362}
363#endif
364
365static enum amd_reset_method
366soc21_asic_reset_method(struct amdgpu_device *adev)
367{
368 if (amdgpu_reset_method == AMD_RESET_METHOD_MODE1 ||
369 amdgpu_reset_method == AMD_RESET_METHOD_MODE2 ||
370 amdgpu_reset_method == AMD_RESET_METHOD_BACO)
371 return amdgpu_reset_method;
372
373 if (amdgpu_reset_method != -1)
374 dev_warn(adev->dev, "Specified reset method:%d isn't supported, using AUTO instead.\n",
375 amdgpu_reset_method);
376
377 switch (amdgpu_ip_version(adev, MP1_HWIP, 0)) {
378 case IP_VERSION(13, 0, 0):
379 case IP_VERSION(13, 0, 7):
380 case IP_VERSION(13, 0, 10):
381 return AMD_RESET_METHOD_MODE1;
382 case IP_VERSION(13, 0, 4):
383 case IP_VERSION(13, 0, 11):
384 case IP_VERSION(14, 0, 0):
385 return AMD_RESET_METHOD_MODE2;
386 default:
387 if (amdgpu_dpm_is_baco_supported(adev))
388 return AMD_RESET_METHOD_BACO;
389 else
390 return AMD_RESET_METHOD_MODE1;
391 }
392}
393
394static int soc21_asic_reset(struct amdgpu_device *adev)
395{
396 int ret = 0;
397
398 switch (soc21_asic_reset_method(adev)) {
399 case AMD_RESET_METHOD_PCI:
400 dev_info(adev->dev, "PCI reset\n");
401 ret = amdgpu_device_pci_reset(adev);
402 break;
403 case AMD_RESET_METHOD_BACO:
404 dev_info(adev->dev, "BACO reset\n");
405 ret = amdgpu_dpm_baco_reset(adev);
406 break;
407 case AMD_RESET_METHOD_MODE2:
408 dev_info(adev->dev, "MODE2 reset\n");
409 ret = amdgpu_dpm_mode2_reset(adev);
410 break;
411 default:
412 dev_info(adev->dev, "MODE1 reset\n");
413 ret = amdgpu_device_mode1_reset(adev);
414 break;
415 }
416
417 return ret;
418}
419
420static int soc21_set_uvd_clocks(struct amdgpu_device *adev, u32 vclk, u32 dclk)
421{
422 /* todo */
423 return 0;
424}
425
426static int soc21_set_vce_clocks(struct amdgpu_device *adev, u32 evclk, u32 ecclk)
427{
428 /* todo */
429 return 0;
430}
431
432static void soc21_program_aspm(struct amdgpu_device *adev)
433{
434 if (!amdgpu_device_should_use_aspm(adev))
435 return;
436
437 if (adev->nbio.funcs->program_aspm)
438 adev->nbio.funcs->program_aspm(adev);
439}
440
441const struct amdgpu_ip_block_version soc21_common_ip_block = {
442 .type = AMD_IP_BLOCK_TYPE_COMMON,
443 .major = 1,
444 .minor = 0,
445 .rev = 0,
446 .funcs = &soc21_common_ip_funcs,
447};
448
449static bool soc21_need_full_reset(struct amdgpu_device *adev)
450{
451 switch (amdgpu_ip_version(adev, GC_HWIP, 0)) {
452 case IP_VERSION(11, 0, 0):
453 return amdgpu_ras_is_supported(adev, AMDGPU_RAS_BLOCK__UMC);
454 case IP_VERSION(11, 0, 2):
455 case IP_VERSION(11, 0, 3):
456 return false;
457 default:
458 return true;
459 }
460}
461
462static bool soc21_need_reset_on_init(struct amdgpu_device *adev)
463{
464 u32 sol_reg;
465
466 if (adev->flags & AMD_IS_APU)
467 return false;
468
469 /* Check sOS sign of life register to confirm sys driver and sOS
470 * are already been loaded.
471 */
472 sol_reg = RREG32_SOC15(MP0, 0, regMP0_SMN_C2PMSG_81);
473 if (sol_reg)
474 return true;
475
476 return false;
477}
478
479static void soc21_init_doorbell_index(struct amdgpu_device *adev)
480{
481 adev->doorbell_index.kiq = AMDGPU_NAVI10_DOORBELL_KIQ;
482 adev->doorbell_index.mec_ring0 = AMDGPU_NAVI10_DOORBELL_MEC_RING0;
483 adev->doorbell_index.mec_ring1 = AMDGPU_NAVI10_DOORBELL_MEC_RING1;
484 adev->doorbell_index.mec_ring2 = AMDGPU_NAVI10_DOORBELL_MEC_RING2;
485 adev->doorbell_index.mec_ring3 = AMDGPU_NAVI10_DOORBELL_MEC_RING3;
486 adev->doorbell_index.mec_ring4 = AMDGPU_NAVI10_DOORBELL_MEC_RING4;
487 adev->doorbell_index.mec_ring5 = AMDGPU_NAVI10_DOORBELL_MEC_RING5;
488 adev->doorbell_index.mec_ring6 = AMDGPU_NAVI10_DOORBELL_MEC_RING6;
489 adev->doorbell_index.mec_ring7 = AMDGPU_NAVI10_DOORBELL_MEC_RING7;
490 adev->doorbell_index.userqueue_start = AMDGPU_NAVI10_DOORBELL_USERQUEUE_START;
491 adev->doorbell_index.userqueue_end = AMDGPU_NAVI10_DOORBELL_USERQUEUE_END;
492 adev->doorbell_index.gfx_ring0 = AMDGPU_NAVI10_DOORBELL_GFX_RING0;
493 adev->doorbell_index.gfx_ring1 = AMDGPU_NAVI10_DOORBELL_GFX_RING1;
494 adev->doorbell_index.gfx_userqueue_start =
495 AMDGPU_NAVI10_DOORBELL_GFX_USERQUEUE_START;
496 adev->doorbell_index.gfx_userqueue_end =
497 AMDGPU_NAVI10_DOORBELL_GFX_USERQUEUE_END;
498 adev->doorbell_index.mes_ring0 = AMDGPU_NAVI10_DOORBELL_MES_RING0;
499 adev->doorbell_index.mes_ring1 = AMDGPU_NAVI10_DOORBELL_MES_RING1;
500 adev->doorbell_index.sdma_engine[0] = AMDGPU_NAVI10_DOORBELL_sDMA_ENGINE0;
501 adev->doorbell_index.sdma_engine[1] = AMDGPU_NAVI10_DOORBELL_sDMA_ENGINE1;
502 adev->doorbell_index.ih = AMDGPU_NAVI10_DOORBELL_IH;
503 adev->doorbell_index.vcn.vcn_ring0_1 = AMDGPU_NAVI10_DOORBELL64_VCN0_1;
504 adev->doorbell_index.vcn.vcn_ring2_3 = AMDGPU_NAVI10_DOORBELL64_VCN2_3;
505 adev->doorbell_index.vcn.vcn_ring4_5 = AMDGPU_NAVI10_DOORBELL64_VCN4_5;
506 adev->doorbell_index.vcn.vcn_ring6_7 = AMDGPU_NAVI10_DOORBELL64_VCN6_7;
507 adev->doorbell_index.vpe_ring = AMDGPU_NAVI10_DOORBELL64_VPE;
508 adev->doorbell_index.first_non_cp = AMDGPU_NAVI10_DOORBELL64_FIRST_NON_CP;
509 adev->doorbell_index.last_non_cp = AMDGPU_NAVI10_DOORBELL64_LAST_NON_CP;
510
511 adev->doorbell_index.max_assignment = AMDGPU_NAVI10_DOORBELL_MAX_ASSIGNMENT << 1;
512 adev->doorbell_index.sdma_doorbell_range = 20;
513}
514
515static void soc21_pre_asic_init(struct amdgpu_device *adev)
516{
517}
518
519static int soc21_update_umd_stable_pstate(struct amdgpu_device *adev,
520 bool enter)
521{
522 if (enter)
523 amdgpu_gfx_rlc_enter_safe_mode(adev, 0);
524 else
525 amdgpu_gfx_rlc_exit_safe_mode(adev, 0);
526
527 if (adev->gfx.funcs->update_perfmon_mgcg)
528 adev->gfx.funcs->update_perfmon_mgcg(adev, !enter);
529
530 return 0;
531}
532
533static const struct amdgpu_asic_funcs soc21_asic_funcs = {
534 .read_disabled_bios = &soc21_read_disabled_bios,
535 .read_bios_from_rom = &amdgpu_soc15_read_bios_from_rom,
536 .read_register = &soc21_read_register,
537 .reset = &soc21_asic_reset,
538 .reset_method = &soc21_asic_reset_method,
539 .get_xclk = &soc21_get_xclk,
540 .set_uvd_clocks = &soc21_set_uvd_clocks,
541 .set_vce_clocks = &soc21_set_vce_clocks,
542 .get_config_memsize = &soc21_get_config_memsize,
543 .init_doorbell_index = &soc21_init_doorbell_index,
544 .need_full_reset = &soc21_need_full_reset,
545 .need_reset_on_init = &soc21_need_reset_on_init,
546 .get_pcie_replay_count = &amdgpu_nbio_get_pcie_replay_count,
547 .supports_baco = &amdgpu_dpm_is_baco_supported,
548 .pre_asic_init = &soc21_pre_asic_init,
549 .query_video_codecs = &soc21_query_video_codecs,
550 .update_umd_stable_pstate = &soc21_update_umd_stable_pstate,
551};
552
553static int soc21_common_early_init(void *handle)
554{
555#define MMIO_REG_HOLE_OFFSET (0x80000 - PAGE_SIZE)
556 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
557
558 adev->rmmio_remap.reg_offset = MMIO_REG_HOLE_OFFSET;
559 adev->rmmio_remap.bus_addr = adev->rmmio_base + MMIO_REG_HOLE_OFFSET;
560 adev->smc_rreg = NULL;
561 adev->smc_wreg = NULL;
562 adev->pcie_rreg = &amdgpu_device_indirect_rreg;
563 adev->pcie_wreg = &amdgpu_device_indirect_wreg;
564 adev->pcie_rreg64 = &amdgpu_device_indirect_rreg64;
565 adev->pcie_wreg64 = &amdgpu_device_indirect_wreg64;
566 adev->pciep_rreg = amdgpu_device_pcie_port_rreg;
567 adev->pciep_wreg = amdgpu_device_pcie_port_wreg;
568
569 /* TODO: will add them during VCN v2 implementation */
570 adev->uvd_ctx_rreg = NULL;
571 adev->uvd_ctx_wreg = NULL;
572
573 adev->didt_rreg = &soc21_didt_rreg;
574 adev->didt_wreg = &soc21_didt_wreg;
575
576 adev->asic_funcs = &soc21_asic_funcs;
577
578 adev->rev_id = amdgpu_device_get_rev_id(adev);
579 adev->external_rev_id = 0xff;
580 switch (amdgpu_ip_version(adev, GC_HWIP, 0)) {
581 case IP_VERSION(11, 0, 0):
582 adev->cg_flags = AMD_CG_SUPPORT_GFX_CGCG |
583 AMD_CG_SUPPORT_GFX_CGLS |
584#if 0
585 AMD_CG_SUPPORT_GFX_3D_CGCG |
586 AMD_CG_SUPPORT_GFX_3D_CGLS |
587#endif
588 AMD_CG_SUPPORT_GFX_MGCG |
589 AMD_CG_SUPPORT_REPEATER_FGCG |
590 AMD_CG_SUPPORT_GFX_FGCG |
591 AMD_CG_SUPPORT_GFX_PERF_CLK |
592 AMD_CG_SUPPORT_VCN_MGCG |
593 AMD_CG_SUPPORT_JPEG_MGCG |
594 AMD_CG_SUPPORT_ATHUB_MGCG |
595 AMD_CG_SUPPORT_ATHUB_LS |
596 AMD_CG_SUPPORT_MC_MGCG |
597 AMD_CG_SUPPORT_MC_LS |
598 AMD_CG_SUPPORT_IH_CG |
599 AMD_CG_SUPPORT_HDP_SD;
600 adev->pg_flags = AMD_PG_SUPPORT_VCN |
601 AMD_PG_SUPPORT_VCN_DPG |
602 AMD_PG_SUPPORT_JPEG |
603 AMD_PG_SUPPORT_ATHUB |
604 AMD_PG_SUPPORT_MMHUB;
605 adev->external_rev_id = adev->rev_id + 0x1; // TODO: need update
606 break;
607 case IP_VERSION(11, 0, 2):
608 adev->cg_flags =
609 AMD_CG_SUPPORT_GFX_CGCG |
610 AMD_CG_SUPPORT_GFX_CGLS |
611 AMD_CG_SUPPORT_REPEATER_FGCG |
612 AMD_CG_SUPPORT_VCN_MGCG |
613 AMD_CG_SUPPORT_JPEG_MGCG |
614 AMD_CG_SUPPORT_ATHUB_MGCG |
615 AMD_CG_SUPPORT_ATHUB_LS |
616 AMD_CG_SUPPORT_IH_CG |
617 AMD_CG_SUPPORT_HDP_SD;
618 adev->pg_flags =
619 AMD_PG_SUPPORT_VCN |
620 AMD_PG_SUPPORT_VCN_DPG |
621 AMD_PG_SUPPORT_JPEG |
622 AMD_PG_SUPPORT_ATHUB |
623 AMD_PG_SUPPORT_MMHUB;
624 adev->external_rev_id = adev->rev_id + 0x10;
625 break;
626 case IP_VERSION(11, 0, 1):
627 adev->cg_flags =
628 AMD_CG_SUPPORT_GFX_CGCG |
629 AMD_CG_SUPPORT_GFX_CGLS |
630 AMD_CG_SUPPORT_GFX_MGCG |
631 AMD_CG_SUPPORT_GFX_FGCG |
632 AMD_CG_SUPPORT_REPEATER_FGCG |
633 AMD_CG_SUPPORT_GFX_PERF_CLK |
634 AMD_CG_SUPPORT_MC_MGCG |
635 AMD_CG_SUPPORT_MC_LS |
636 AMD_CG_SUPPORT_HDP_MGCG |
637 AMD_CG_SUPPORT_HDP_LS |
638 AMD_CG_SUPPORT_ATHUB_MGCG |
639 AMD_CG_SUPPORT_ATHUB_LS |
640 AMD_CG_SUPPORT_IH_CG |
641 AMD_CG_SUPPORT_BIF_MGCG |
642 AMD_CG_SUPPORT_BIF_LS |
643 AMD_CG_SUPPORT_VCN_MGCG |
644 AMD_CG_SUPPORT_JPEG_MGCG;
645 adev->pg_flags =
646 AMD_PG_SUPPORT_GFX_PG |
647 AMD_PG_SUPPORT_VCN |
648 AMD_PG_SUPPORT_VCN_DPG |
649 AMD_PG_SUPPORT_JPEG;
650 adev->external_rev_id = adev->rev_id + 0x1;
651 break;
652 case IP_VERSION(11, 0, 3):
653 adev->cg_flags = AMD_CG_SUPPORT_VCN_MGCG |
654 AMD_CG_SUPPORT_JPEG_MGCG |
655 AMD_CG_SUPPORT_GFX_CGCG |
656 AMD_CG_SUPPORT_GFX_CGLS |
657 AMD_CG_SUPPORT_REPEATER_FGCG |
658 AMD_CG_SUPPORT_GFX_MGCG |
659 AMD_CG_SUPPORT_HDP_SD |
660 AMD_CG_SUPPORT_ATHUB_MGCG |
661 AMD_CG_SUPPORT_ATHUB_LS;
662 adev->pg_flags = AMD_PG_SUPPORT_VCN |
663 AMD_PG_SUPPORT_VCN_DPG |
664 AMD_PG_SUPPORT_JPEG;
665 adev->external_rev_id = adev->rev_id + 0x20;
666 break;
667 case IP_VERSION(11, 0, 4):
668 adev->cg_flags =
669 AMD_CG_SUPPORT_GFX_CGCG |
670 AMD_CG_SUPPORT_GFX_CGLS |
671 AMD_CG_SUPPORT_GFX_MGCG |
672 AMD_CG_SUPPORT_GFX_FGCG |
673 AMD_CG_SUPPORT_REPEATER_FGCG |
674 AMD_CG_SUPPORT_GFX_PERF_CLK |
675 AMD_CG_SUPPORT_MC_MGCG |
676 AMD_CG_SUPPORT_MC_LS |
677 AMD_CG_SUPPORT_HDP_MGCG |
678 AMD_CG_SUPPORT_HDP_LS |
679 AMD_CG_SUPPORT_ATHUB_MGCG |
680 AMD_CG_SUPPORT_ATHUB_LS |
681 AMD_CG_SUPPORT_IH_CG |
682 AMD_CG_SUPPORT_BIF_MGCG |
683 AMD_CG_SUPPORT_BIF_LS |
684 AMD_CG_SUPPORT_VCN_MGCG |
685 AMD_CG_SUPPORT_JPEG_MGCG;
686 adev->pg_flags = AMD_PG_SUPPORT_VCN |
687 AMD_PG_SUPPORT_VCN_DPG |
688 AMD_PG_SUPPORT_GFX_PG |
689 AMD_PG_SUPPORT_JPEG;
690 adev->external_rev_id = adev->rev_id + 0x80;
691 break;
692 case IP_VERSION(11, 5, 0):
693 adev->cg_flags = AMD_CG_SUPPORT_VCN_MGCG |
694 AMD_CG_SUPPORT_JPEG_MGCG |
695 AMD_CG_SUPPORT_GFX_CGCG |
696 AMD_CG_SUPPORT_GFX_CGLS |
697 AMD_CG_SUPPORT_GFX_MGCG |
698 AMD_CG_SUPPORT_GFX_FGCG |
699 AMD_CG_SUPPORT_REPEATER_FGCG |
700 AMD_CG_SUPPORT_GFX_PERF_CLK |
701 AMD_CG_SUPPORT_GFX_3D_CGCG |
702 AMD_CG_SUPPORT_GFX_3D_CGLS |
703 AMD_CG_SUPPORT_MC_MGCG |
704 AMD_CG_SUPPORT_MC_LS |
705 AMD_CG_SUPPORT_HDP_LS |
706 AMD_CG_SUPPORT_HDP_DS |
707 AMD_CG_SUPPORT_HDP_SD |
708 AMD_CG_SUPPORT_ATHUB_MGCG |
709 AMD_CG_SUPPORT_ATHUB_LS |
710 AMD_CG_SUPPORT_IH_CG |
711 AMD_CG_SUPPORT_BIF_MGCG |
712 AMD_CG_SUPPORT_BIF_LS;
713 adev->pg_flags = AMD_PG_SUPPORT_VCN_DPG |
714 AMD_PG_SUPPORT_VCN |
715 AMD_PG_SUPPORT_JPEG |
716 AMD_PG_SUPPORT_GFX_PG;
717 adev->external_rev_id = adev->rev_id + 0x1;
718 break;
719 default:
720 /* FIXME: not supported yet */
721 return -EINVAL;
722 }
723
724 if (amdgpu_sriov_vf(adev)) {
725 amdgpu_virt_init_setting(adev);
726 xgpu_nv_mailbox_set_irq_funcs(adev);
727 }
728
729 return 0;
730}
731
732static int soc21_common_late_init(void *handle)
733{
734 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
735
736 if (amdgpu_sriov_vf(adev)) {
737 xgpu_nv_mailbox_get_irq(adev);
738 if ((adev->vcn.harvest_config & AMDGPU_VCN_HARVEST_VCN0) ||
739 !amdgpu_sriov_is_av1_support(adev)) {
740 amdgpu_virt_update_sriov_video_codec(adev,
741 sriov_vcn_4_0_0_video_codecs_encode_array_vcn1,
742 ARRAY_SIZE(sriov_vcn_4_0_0_video_codecs_encode_array_vcn1),
743 sriov_vcn_4_0_0_video_codecs_decode_array_vcn1,
744 ARRAY_SIZE(sriov_vcn_4_0_0_video_codecs_decode_array_vcn1));
745 } else {
746 amdgpu_virt_update_sriov_video_codec(adev,
747 sriov_vcn_4_0_0_video_codecs_encode_array_vcn0,
748 ARRAY_SIZE(sriov_vcn_4_0_0_video_codecs_encode_array_vcn0),
749 sriov_vcn_4_0_0_video_codecs_decode_array_vcn0,
750 ARRAY_SIZE(sriov_vcn_4_0_0_video_codecs_decode_array_vcn0));
751 }
752 } else {
753 if (adev->nbio.ras &&
754 adev->nbio.ras_err_event_athub_irq.funcs)
755 /* don't need to fail gpu late init
756 * if enabling athub_err_event interrupt failed
757 * nbio v4_3 only support fatal error hanlding
758 * just enable the interrupt directly */
759 amdgpu_irq_get(adev, &adev->nbio.ras_err_event_athub_irq, 0);
760 }
761
762 /* Enable selfring doorbell aperture late because doorbell BAR
763 * aperture will change if resize BAR successfully in gmc sw_init.
764 */
765 adev->nbio.funcs->enable_doorbell_selfring_aperture(adev, true);
766
767 return 0;
768}
769
770static int soc21_common_sw_init(void *handle)
771{
772 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
773
774 if (amdgpu_sriov_vf(adev))
775 xgpu_nv_mailbox_add_irq_id(adev);
776
777 return 0;
778}
779
780static int soc21_common_sw_fini(void *handle)
781{
782 return 0;
783}
784
785static int soc21_common_hw_init(void *handle)
786{
787 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
788
789 /* enable aspm */
790 soc21_program_aspm(adev);
791 /* setup nbio registers */
792 adev->nbio.funcs->init_registers(adev);
793 /* remap HDP registers to a hole in mmio space,
794 * for the purpose of expose those registers
795 * to process space
796 */
797 if (adev->nbio.funcs->remap_hdp_registers && !amdgpu_sriov_vf(adev))
798 adev->nbio.funcs->remap_hdp_registers(adev);
799 /* enable the doorbell aperture */
800 adev->nbio.funcs->enable_doorbell_aperture(adev, true);
801
802 return 0;
803}
804
805static int soc21_common_hw_fini(void *handle)
806{
807 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
808
809 /* Disable the doorbell aperture and selfring doorbell aperture
810 * separately in hw_fini because soc21_enable_doorbell_aperture
811 * has been removed and there is no need to delay disabling
812 * selfring doorbell.
813 */
814 adev->nbio.funcs->enable_doorbell_aperture(adev, false);
815 adev->nbio.funcs->enable_doorbell_selfring_aperture(adev, false);
816
817 if (amdgpu_sriov_vf(adev)) {
818 xgpu_nv_mailbox_put_irq(adev);
819 } else {
820 if (adev->nbio.ras &&
821 adev->nbio.ras_err_event_athub_irq.funcs)
822 amdgpu_irq_put(adev, &adev->nbio.ras_err_event_athub_irq, 0);
823 }
824
825 return 0;
826}
827
828static int soc21_common_suspend(void *handle)
829{
830 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
831
832 return soc21_common_hw_fini(adev);
833}
834
835static int soc21_common_resume(void *handle)
836{
837 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
838
839 return soc21_common_hw_init(adev);
840}
841
842static bool soc21_common_is_idle(void *handle)
843{
844 return true;
845}
846
847static int soc21_common_wait_for_idle(void *handle)
848{
849 return 0;
850}
851
852static int soc21_common_soft_reset(void *handle)
853{
854 return 0;
855}
856
857static int soc21_common_set_clockgating_state(void *handle,
858 enum amd_clockgating_state state)
859{
860 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
861
862 switch (amdgpu_ip_version(adev, NBIO_HWIP, 0)) {
863 case IP_VERSION(4, 3, 0):
864 case IP_VERSION(4, 3, 1):
865 case IP_VERSION(7, 7, 0):
866 case IP_VERSION(7, 7, 1):
867 case IP_VERSION(7, 11, 0):
868 adev->nbio.funcs->update_medium_grain_clock_gating(adev,
869 state == AMD_CG_STATE_GATE);
870 adev->nbio.funcs->update_medium_grain_light_sleep(adev,
871 state == AMD_CG_STATE_GATE);
872 adev->hdp.funcs->update_clock_gating(adev,
873 state == AMD_CG_STATE_GATE);
874 break;
875 default:
876 break;
877 }
878 return 0;
879}
880
881static int soc21_common_set_powergating_state(void *handle,
882 enum amd_powergating_state state)
883{
884 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
885
886 switch (amdgpu_ip_version(adev, LSDMA_HWIP, 0)) {
887 case IP_VERSION(6, 0, 0):
888 case IP_VERSION(6, 0, 2):
889 adev->lsdma.funcs->update_memory_power_gating(adev,
890 state == AMD_PG_STATE_GATE);
891 break;
892 default:
893 break;
894 }
895
896 return 0;
897}
898
899static void soc21_common_get_clockgating_state(void *handle, u64 *flags)
900{
901 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
902
903 adev->nbio.funcs->get_clockgating_state(adev, flags);
904
905 adev->hdp.funcs->get_clock_gating_state(adev, flags);
906}
907
908static const struct amd_ip_funcs soc21_common_ip_funcs = {
909 .name = "soc21_common",
910 .early_init = soc21_common_early_init,
911 .late_init = soc21_common_late_init,
912 .sw_init = soc21_common_sw_init,
913 .sw_fini = soc21_common_sw_fini,
914 .hw_init = soc21_common_hw_init,
915 .hw_fini = soc21_common_hw_fini,
916 .suspend = soc21_common_suspend,
917 .resume = soc21_common_resume,
918 .is_idle = soc21_common_is_idle,
919 .wait_for_idle = soc21_common_wait_for_idle,
920 .soft_reset = soc21_common_soft_reset,
921 .set_clockgating_state = soc21_common_set_clockgating_state,
922 .set_powergating_state = soc21_common_set_powergating_state,
923 .get_clockgating_state = soc21_common_get_clockgating_state,
924};