tjh.dev
Linux kernel mirror (for testing)
git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
kernel
os
linux
1/* SPDX-License-Identifier: GPL-2.0 */
2#ifndef _ASM_X86_INTEL_FAMILY_H
3#define _ASM_X86_INTEL_FAMILY_H
4
5/*
6 * "Big Core" Processors (Branded as Core, Xeon, etc...)
7 *
8 * While adding a new CPUID for a new microarchitecture, add a new
9 * group to keep logically sorted out in chronological order. Within
10 * that group keep the CPUID for the variants sorted by model number.
11 *
12 * The defined symbol names have the following form:
13 * INTEL_FAM6{OPTFAMILY}_{MICROARCH}{OPTDIFF}
14 * where:
15 * OPTFAMILY Describes the family of CPUs that this belongs to. Default
16 * is assumed to be "_CORE" (and should be omitted). Other values
17 * currently in use are _ATOM and _XEON_PHI
18 * MICROARCH Is the code name for the micro-architecture for this core.
19 * N.B. Not the platform name.
20 * OPTDIFF If needed, a short string to differentiate by market segment.
21 *
22 * Common OPTDIFFs:
23 *
24 * - regular client parts
25 * _L - regular mobile parts
26 * _G - parts with extra graphics on
27 * _X - regular server parts
28 * _D - micro server parts
29 * _N,_P - other mobile parts
30 * _S - other client parts
31 *
32 * Historical OPTDIFFs:
33 *
34 * _EP - 2 socket server parts
35 * _EX - 4+ socket server parts
36 *
37 * The #define line may optionally include a comment including platform or core
38 * names. An exception is made for skylake/kabylake where steppings seem to have gotten
39 * their own names :-(
40 */
41
42/* Wildcard match for FAM6 so X86_MATCH_INTEL_FAM6_MODEL(ANY) works */
43#define INTEL_FAM6_ANY X86_MODEL_ANY
44
45#define INTEL_FAM6_CORE_YONAH 0x0E
46
47#define INTEL_FAM6_CORE2_MEROM 0x0F
48#define INTEL_FAM6_CORE2_MEROM_L 0x16
49#define INTEL_FAM6_CORE2_PENRYN 0x17
50#define INTEL_FAM6_CORE2_DUNNINGTON 0x1D
51
52#define INTEL_FAM6_NEHALEM 0x1E
53#define INTEL_FAM6_NEHALEM_G 0x1F /* Auburndale / Havendale */
54#define INTEL_FAM6_NEHALEM_EP 0x1A
55#define INTEL_FAM6_NEHALEM_EX 0x2E
56
57#define INTEL_FAM6_WESTMERE 0x25
58#define INTEL_FAM6_WESTMERE_EP 0x2C
59#define INTEL_FAM6_WESTMERE_EX 0x2F
60
61#define INTEL_FAM6_SANDYBRIDGE 0x2A
62#define INTEL_FAM6_SANDYBRIDGE_X 0x2D
63#define INTEL_FAM6_IVYBRIDGE 0x3A
64#define INTEL_FAM6_IVYBRIDGE_X 0x3E
65
66#define INTEL_FAM6_HASWELL 0x3C
67#define INTEL_FAM6_HASWELL_X 0x3F
68#define INTEL_FAM6_HASWELL_L 0x45
69#define INTEL_FAM6_HASWELL_G 0x46
70
71#define INTEL_FAM6_BROADWELL 0x3D
72#define INTEL_FAM6_BROADWELL_G 0x47
73#define INTEL_FAM6_BROADWELL_X 0x4F
74#define INTEL_FAM6_BROADWELL_D 0x56
75
76#define INTEL_FAM6_SKYLAKE_L 0x4E /* Sky Lake */
77#define INTEL_FAM6_SKYLAKE 0x5E /* Sky Lake */
78#define INTEL_FAM6_SKYLAKE_X 0x55 /* Sky Lake */
79/* CASCADELAKE_X 0x55 Sky Lake -- s: 7 */
80/* COOPERLAKE_X 0x55 Sky Lake -- s: 11 */
81
82#define INTEL_FAM6_KABYLAKE_L 0x8E /* Sky Lake */
83/* AMBERLAKE_L 0x8E Sky Lake -- s: 9 */
84/* COFFEELAKE_L 0x8E Sky Lake -- s: 10 */
85/* WHISKEYLAKE_L 0x8E Sky Lake -- s: 11,12 */
86
87#define INTEL_FAM6_KABYLAKE 0x9E /* Sky Lake */
88/* COFFEELAKE 0x9E Sky Lake -- s: 10-13 */
89
90#define INTEL_FAM6_COMETLAKE 0xA5 /* Sky Lake */
91#define INTEL_FAM6_COMETLAKE_L 0xA6 /* Sky Lake */
92
93#define INTEL_FAM6_CANNONLAKE_L 0x66 /* Palm Cove */
94
95#define INTEL_FAM6_ICELAKE_X 0x6A /* Sunny Cove */
96#define INTEL_FAM6_ICELAKE_D 0x6C /* Sunny Cove */
97#define INTEL_FAM6_ICELAKE 0x7D /* Sunny Cove */
98#define INTEL_FAM6_ICELAKE_L 0x7E /* Sunny Cove */
99#define INTEL_FAM6_ICELAKE_NNPI 0x9D /* Sunny Cove */
100
101#define INTEL_FAM6_LAKEFIELD 0x8A /* Sunny Cove / Tremont */
102
103#define INTEL_FAM6_ROCKETLAKE 0xA7 /* Cypress Cove */
104
105#define INTEL_FAM6_TIGERLAKE_L 0x8C /* Willow Cove */
106#define INTEL_FAM6_TIGERLAKE 0x8D /* Willow Cove */
107
108#define INTEL_FAM6_SAPPHIRERAPIDS_X 0x8F /* Golden Cove */
109
110#define INTEL_FAM6_EMERALDRAPIDS_X 0xCF
111
112#define INTEL_FAM6_GRANITERAPIDS_X 0xAD
113#define INTEL_FAM6_GRANITERAPIDS_D 0xAE
114
115#define INTEL_FAM6_ALDERLAKE 0x97 /* Golden Cove / Gracemont */
116#define INTEL_FAM6_ALDERLAKE_L 0x9A /* Golden Cove / Gracemont */
117#define INTEL_FAM6_ALDERLAKE_N 0xBE
118
119#define INTEL_FAM6_RAPTORLAKE 0xB7
120#define INTEL_FAM6_RAPTORLAKE_P 0xBA
121#define INTEL_FAM6_RAPTORLAKE_S 0xBF
122
123#define INTEL_FAM6_METEORLAKE 0xAC
124#define INTEL_FAM6_METEORLAKE_L 0xAA
125
126#define INTEL_FAM6_LUNARLAKE_M 0xBD
127
128#define INTEL_FAM6_ARROWLAKE 0xC6
129
130/* "Small Core" Processors (Atom/E-Core) */
131
132#define INTEL_FAM6_ATOM_BONNELL 0x1C /* Diamondville, Pineview */
133#define INTEL_FAM6_ATOM_BONNELL_MID 0x26 /* Silverthorne, Lincroft */
134
135#define INTEL_FAM6_ATOM_SALTWELL 0x36 /* Cedarview */
136#define INTEL_FAM6_ATOM_SALTWELL_MID 0x27 /* Penwell */
137#define INTEL_FAM6_ATOM_SALTWELL_TABLET 0x35 /* Cloverview */
138
139#define INTEL_FAM6_ATOM_SILVERMONT 0x37 /* Bay Trail, Valleyview */
140#define INTEL_FAM6_ATOM_SILVERMONT_D 0x4D /* Avaton, Rangely */
141#define INTEL_FAM6_ATOM_SILVERMONT_MID 0x4A /* Merriefield */
142
143#define INTEL_FAM6_ATOM_AIRMONT 0x4C /* Cherry Trail, Braswell */
144#define INTEL_FAM6_ATOM_AIRMONT_MID 0x5A /* Moorefield */
145#define INTEL_FAM6_ATOM_AIRMONT_NP 0x75 /* Lightning Mountain */
146
147#define INTEL_FAM6_ATOM_GOLDMONT 0x5C /* Apollo Lake */
148#define INTEL_FAM6_ATOM_GOLDMONT_D 0x5F /* Denverton */
149
150/* Note: the micro-architecture is "Goldmont Plus" */
151#define INTEL_FAM6_ATOM_GOLDMONT_PLUS 0x7A /* Gemini Lake */
152
153#define INTEL_FAM6_ATOM_TREMONT_D 0x86 /* Jacobsville */
154#define INTEL_FAM6_ATOM_TREMONT 0x96 /* Elkhart Lake */
155#define INTEL_FAM6_ATOM_TREMONT_L 0x9C /* Jasper Lake */
156
157#define INTEL_FAM6_SIERRAFOREST_X 0xAF
158
159#define INTEL_FAM6_GRANDRIDGE 0xB6
160
161/* Xeon Phi */
162
163#define INTEL_FAM6_XEON_PHI_KNL 0x57 /* Knights Landing */
164#define INTEL_FAM6_XEON_PHI_KNM 0x85 /* Knights Mill */
165
166/* Family 5 */
167#define INTEL_FAM5_QUARK_X1000 0x09 /* Quark X1000 SoC */
168
169#endif /* _ASM_X86_INTEL_FAMILY_H */