tjh.dev
Linux kernel mirror (for testing)
git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
kernel
os
linux
1# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
2%YAML 1.2
3---
4$id: http://devicetree.org/schemas/timer/renesas,ostm.yaml#
5$schema: http://devicetree.org/meta-schemas/core.yaml#
6
7title: Renesas OS Timer (OSTM)
8
9maintainers:
10 - Chris Brandt <chris.brandt@renesas.com>
11 - Geert Uytterhoeven <geert+renesas@glider.be>
12
13description:
14 The OSTM is a multi-channel 32-bit timer/counter with fixed clock source that
15 can operate in either interval count down timer or free-running compare match
16 mode.
17
18 Channels are independent from each other.
19
20properties:
21 compatible:
22 items:
23 - enum:
24 - renesas,r7s72100-ostm # RZ/A1H
25 - renesas,r7s9210-ostm # RZ/A2M
26 - renesas,r9a07g043-ostm # RZ/G2UL and RZ/Five
27 - renesas,r9a07g044-ostm # RZ/G2{L,LC}
28 - renesas,r9a07g054-ostm # RZ/V2L
29 - renesas,r9a09g056-ostm # RZ/V2N
30 - renesas,r9a09g057-ostm # RZ/V2H(P)
31 - const: renesas,ostm # Generic
32
33 reg:
34 maxItems: 1
35
36 interrupts:
37 maxItems: 1
38
39 clocks:
40 maxItems: 1
41
42 power-domains:
43 maxItems: 1
44
45 resets:
46 maxItems: 1
47
48required:
49 - compatible
50 - reg
51 - interrupts
52 - clocks
53 - power-domains
54
55if:
56 properties:
57 compatible:
58 not:
59 contains:
60 enum:
61 - renesas,r7s72100-ostm
62 - renesas,r7s9210-ostm
63then:
64 required:
65 - resets
66
67additionalProperties: false
68
69examples:
70 - |
71 #include <dt-bindings/clock/r7s72100-clock.h>
72 #include <dt-bindings/interrupt-controller/arm-gic.h>
73 ostm0: timer@fcfec000 {
74 compatible = "renesas,r7s72100-ostm", "renesas,ostm";
75 reg = <0xfcfec000 0x30>;
76 interrupts = <GIC_SPI 102 IRQ_TYPE_EDGE_RISING>;
77 clocks = <&mstp5_clks R7S72100_CLK_OSTM0>;
78 power-domains = <&cpg_clocks>;
79 };