tjh.dev
Linux kernel mirror (for testing)
git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
kernel
os
linux
1/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
2 *
3 * Copyright (C) 2023 Renesas Electronics Corp.
4 */
5#ifndef __DT_BINDINGS_CLOCK_R9A08G045_CPG_H__
6#define __DT_BINDINGS_CLOCK_R9A08G045_CPG_H__
7
8#include <dt-bindings/clock/renesas-cpg-mssr.h>
9
10/* R9A08G045 CPG Core Clocks */
11#define R9A08G045_CLK_I 0
12#define R9A08G045_CLK_I2 1
13#define R9A08G045_CLK_I3 2
14#define R9A08G045_CLK_S0 3
15#define R9A08G045_CLK_SPI0 4
16#define R9A08G045_CLK_SPI1 5
17#define R9A08G045_CLK_SD0 6
18#define R9A08G045_CLK_SD1 7
19#define R9A08G045_CLK_SD2 8
20#define R9A08G045_CLK_M0 9
21#define R9A08G045_CLK_HP 10
22#define R9A08G045_CLK_TSU 11
23#define R9A08G045_CLK_ZT 12
24#define R9A08G045_CLK_P0 13
25#define R9A08G045_CLK_P1 14
26#define R9A08G045_CLK_P2 15
27#define R9A08G045_CLK_P3 16
28#define R9A08G045_CLK_P4 17
29#define R9A08G045_CLK_P5 18
30#define R9A08G045_CLK_AT 19
31#define R9A08G045_CLK_OC0 20
32#define R9A08G045_CLK_OC1 21
33#define R9A08G045_OSCCLK 22
34#define R9A08G045_OSCCLK2 23
35#define R9A08G045_SWD 24
36
37/* R9A08G045 Module Clocks */
38#define R9A08G045_OCTA_ACLK 0
39#define R9A08G045_OCTA_MCLK 1
40#define R9A08G045_CA55_SCLK 2
41#define R9A08G045_CA55_PCLK 3
42#define R9A08G045_CA55_ATCLK 4
43#define R9A08G045_CA55_GICCLK 5
44#define R9A08G045_CA55_PERICLK 6
45#define R9A08G045_CA55_ACLK 7
46#define R9A08G045_CA55_TSCLK 8
47#define R9A08G045_SRAM_ACPU_ACLK0 9
48#define R9A08G045_SRAM_ACPU_ACLK1 10
49#define R9A08G045_SRAM_ACPU_ACLK2 11
50#define R9A08G045_GIC600_GICCLK 12
51#define R9A08G045_IA55_CLK 13
52#define R9A08G045_IA55_PCLK 14
53#define R9A08G045_MHU_PCLK 15
54#define R9A08G045_SYC_CNT_CLK 16
55#define R9A08G045_DMAC_ACLK 17
56#define R9A08G045_DMAC_PCLK 18
57#define R9A08G045_OSTM0_PCLK 19
58#define R9A08G045_OSTM1_PCLK 20
59#define R9A08G045_OSTM2_PCLK 21
60#define R9A08G045_OSTM3_PCLK 22
61#define R9A08G045_OSTM4_PCLK 23
62#define R9A08G045_OSTM5_PCLK 24
63#define R9A08G045_OSTM6_PCLK 25
64#define R9A08G045_OSTM7_PCLK 26
65#define R9A08G045_MTU_X_MCK_MTU3 27
66#define R9A08G045_POE3_CLKM_POE 28
67#define R9A08G045_GPT_PCLK 29
68#define R9A08G045_POEG_A_CLKP 30
69#define R9A08G045_POEG_B_CLKP 31
70#define R9A08G045_POEG_C_CLKP 32
71#define R9A08G045_POEG_D_CLKP 33
72#define R9A08G045_WDT0_PCLK 34
73#define R9A08G045_WDT0_CLK 35
74#define R9A08G045_WDT1_PCLK 36
75#define R9A08G045_WDT1_CLK 37
76#define R9A08G045_WDT2_PCLK 38
77#define R9A08G045_WDT2_CLK 39
78#define R9A08G045_SPI_HCLK 40
79#define R9A08G045_SPI_ACLK 41
80#define R9A08G045_SPI_CLK 42
81#define R9A08G045_SPI_CLKX2 43
82#define R9A08G045_SDHI0_IMCLK 44
83#define R9A08G045_SDHI0_IMCLK2 45
84#define R9A08G045_SDHI0_CLK_HS 46
85#define R9A08G045_SDHI0_ACLK 47
86#define R9A08G045_SDHI1_IMCLK 48
87#define R9A08G045_SDHI1_IMCLK2 49
88#define R9A08G045_SDHI1_CLK_HS 50
89#define R9A08G045_SDHI1_ACLK 51
90#define R9A08G045_SDHI2_IMCLK 52
91#define R9A08G045_SDHI2_IMCLK2 53
92#define R9A08G045_SDHI2_CLK_HS 54
93#define R9A08G045_SDHI2_ACLK 55
94#define R9A08G045_SSI0_PCLK2 56
95#define R9A08G045_SSI0_PCLK_SFR 57
96#define R9A08G045_SSI1_PCLK2 58
97#define R9A08G045_SSI1_PCLK_SFR 59
98#define R9A08G045_SSI2_PCLK2 60
99#define R9A08G045_SSI2_PCLK_SFR 61
100#define R9A08G045_SSI3_PCLK2 62
101#define R9A08G045_SSI3_PCLK_SFR 63
102#define R9A08G045_SRC_CLKP 64
103#define R9A08G045_USB_U2H0_HCLK 65
104#define R9A08G045_USB_U2H1_HCLK 66
105#define R9A08G045_USB_U2P_EXR_CPUCLK 67
106#define R9A08G045_USB_PCLK 68
107#define R9A08G045_ETH0_CLK_AXI 69
108#define R9A08G045_ETH0_CLK_CHI 70
109#define R9A08G045_ETH0_REFCLK 71
110#define R9A08G045_ETH1_CLK_AXI 72
111#define R9A08G045_ETH1_CLK_CHI 73
112#define R9A08G045_ETH1_REFCLK 74
113#define R9A08G045_I2C0_PCLK 75
114#define R9A08G045_I2C1_PCLK 76
115#define R9A08G045_I2C2_PCLK 77
116#define R9A08G045_I2C3_PCLK 78
117#define R9A08G045_SCIF0_CLK_PCK 79
118#define R9A08G045_SCIF1_CLK_PCK 80
119#define R9A08G045_SCIF2_CLK_PCK 81
120#define R9A08G045_SCIF3_CLK_PCK 82
121#define R9A08G045_SCIF4_CLK_PCK 83
122#define R9A08G045_SCIF5_CLK_PCK 84
123#define R9A08G045_SCI0_CLKP 85
124#define R9A08G045_SCI1_CLKP 86
125#define R9A08G045_IRDA_CLKP 87
126#define R9A08G045_RSPI0_CLKB 88
127#define R9A08G045_RSPI1_CLKB 89
128#define R9A08G045_RSPI2_CLKB 90
129#define R9A08G045_RSPI3_CLKB 91
130#define R9A08G045_RSPI4_CLKB 92
131#define R9A08G045_CANFD_PCLK 93
132#define R9A08G045_CANFD_CLK_RAM 94
133#define R9A08G045_GPIO_HCLK 95
134#define R9A08G045_ADC_ADCLK 96
135#define R9A08G045_ADC_PCLK 97
136#define R9A08G045_TSU_PCLK 98
137#define R9A08G045_PDM_PCLK 99
138#define R9A08G045_PDM_CCLK 100
139#define R9A08G045_PCI_ACLK 101
140#define R9A08G045_PCI_CLKL1PM 102
141#define R9A08G045_SPDIF_PCLK 103
142#define R9A08G045_I3C_PCLK 104
143#define R9A08G045_I3C_TCLK 105
144#define R9A08G045_VBAT_BCLK 106
145
146/* R9A08G045 Resets */
147#define R9A08G045_CA55_RST_1_0 0
148#define R9A08G045_CA55_RST_3_0 1
149#define R9A08G045_CA55_RST_4 2
150#define R9A08G045_CA55_RST_5 3
151#define R9A08G045_CA55_RST_6 4
152#define R9A08G045_CA55_RST_7 5
153#define R9A08G045_CA55_RST_8 6
154#define R9A08G045_CA55_RST_9 7
155#define R9A08G045_CA55_RST_10 8
156#define R9A08G045_CA55_RST_11 9
157#define R9A08G045_CA55_RST_12 10
158#define R9A08G045_SRAM_ACPU_ARESETN0 11
159#define R9A08G045_SRAM_ACPU_ARESETN1 12
160#define R9A08G045_SRAM_ACPU_ARESETN2 13
161#define R9A08G045_GIC600_GICRESET_N 14
162#define R9A08G045_GIC600_DBG_GICRESET_N 15
163#define R9A08G045_IA55_RESETN 16
164#define R9A08G045_MHU_RESETN 17
165#define R9A08G045_DMAC_ARESETN 18
166#define R9A08G045_DMAC_RST_ASYNC 19
167#define R9A08G045_SYC_RESETN 20
168#define R9A08G045_OSTM0_PRESETZ 21
169#define R9A08G045_OSTM1_PRESETZ 22
170#define R9A08G045_OSTM2_PRESETZ 23
171#define R9A08G045_OSTM3_PRESETZ 24
172#define R9A08G045_OSTM4_PRESETZ 25
173#define R9A08G045_OSTM5_PRESETZ 26
174#define R9A08G045_OSTM6_PRESETZ 27
175#define R9A08G045_OSTM7_PRESETZ 28
176#define R9A08G045_MTU_X_PRESET_MTU3 29
177#define R9A08G045_POE3_RST_M_REG 30
178#define R9A08G045_GPT_RST_C 31
179#define R9A08G045_POEG_A_RST 32
180#define R9A08G045_POEG_B_RST 33
181#define R9A08G045_POEG_C_RST 34
182#define R9A08G045_POEG_D_RST 35
183#define R9A08G045_WDT0_PRESETN 36
184#define R9A08G045_WDT1_PRESETN 37
185#define R9A08G045_WDT2_PRESETN 38
186#define R9A08G045_SPI_HRESETN 39
187#define R9A08G045_SPI_ARESETN 40
188#define R9A08G045_SDHI0_IXRST 41
189#define R9A08G045_SDHI1_IXRST 42
190#define R9A08G045_SDHI2_IXRST 43
191#define R9A08G045_SSI0_RST_M2_REG 44
192#define R9A08G045_SSI1_RST_M2_REG 45
193#define R9A08G045_SSI2_RST_M2_REG 46
194#define R9A08G045_SSI3_RST_M2_REG 47
195#define R9A08G045_SRC_RST 48
196#define R9A08G045_USB_U2H0_HRESETN 49
197#define R9A08G045_USB_U2H1_HRESETN 50
198#define R9A08G045_USB_U2P_EXL_SYSRST 51
199#define R9A08G045_USB_PRESETN 52
200#define R9A08G045_ETH0_RST_HW_N 53
201#define R9A08G045_ETH1_RST_HW_N 54
202#define R9A08G045_I2C0_MRST 55
203#define R9A08G045_I2C1_MRST 56
204#define R9A08G045_I2C2_MRST 57
205#define R9A08G045_I2C3_MRST 58
206#define R9A08G045_SCIF0_RST_SYSTEM_N 59
207#define R9A08G045_SCIF1_RST_SYSTEM_N 60
208#define R9A08G045_SCIF2_RST_SYSTEM_N 61
209#define R9A08G045_SCIF3_RST_SYSTEM_N 62
210#define R9A08G045_SCIF4_RST_SYSTEM_N 63
211#define R9A08G045_SCIF5_RST_SYSTEM_N 64
212#define R9A08G045_SCI0_RST 65
213#define R9A08G045_SCI1_RST 66
214#define R9A08G045_IRDA_RST 67
215#define R9A08G045_RSPI0_RST 68
216#define R9A08G045_RSPI1_RST 69
217#define R9A08G045_RSPI2_RST 70
218#define R9A08G045_RSPI3_RST 71
219#define R9A08G045_RSPI4_RST 72
220#define R9A08G045_CANFD_RSTP_N 73
221#define R9A08G045_CANFD_RSTC_N 74
222#define R9A08G045_GPIO_RSTN 75
223#define R9A08G045_GPIO_PORT_RESETN 76
224#define R9A08G045_GPIO_SPARE_RESETN 77
225#define R9A08G045_ADC_PRESETN 78
226#define R9A08G045_ADC_ADRST_N 79
227#define R9A08G045_TSU_PRESETN 80
228#define R9A08G045_OCTA_ARESETN 81
229#define R9A08G045_PDM0_PRESETNT 82
230#define R9A08G045_PCI_ARESETN 83
231#define R9A08G045_PCI_RST_B 84
232#define R9A08G045_PCI_RST_GP_B 85
233#define R9A08G045_PCI_RST_PS_B 86
234#define R9A08G045_PCI_RST_RSM_B 87
235#define R9A08G045_PCI_RST_CFG_B 88
236#define R9A08G045_PCI_RST_LOAD_B 89
237#define R9A08G045_SPDIF_RST 90
238#define R9A08G045_I3C_TRESETN 91
239#define R9A08G045_I3C_PRESETN 92
240#define R9A08G045_VBAT_BRESETN 93
241
242#endif /* __DT_BINDINGS_CLOCK_R9A08G045_CPG_H__ */