tjh.dev
Linux kernel mirror (for testing)
git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
kernel
os
linux
1/*
2 * Copyright 2014 Advanced Micro Devices, Inc.
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
10 *
11 * The above copyright notice and this permission notice shall be included in
12 * all copies or substantial portions of the Software.
13 *
14 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
15 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
16 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
17 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
18 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
19 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
20 * OTHER DEALINGS IN THE SOFTWARE.
21 *
22 */
23
24#ifndef __MXGPU_NV_H__
25#define __MXGPU_NV_H__
26
27#define NV_MAILBOX_POLL_ACK_TIMEDOUT 500
28#define NV_MAILBOX_POLL_MSG_TIMEDOUT 15000
29#define NV_MAILBOX_POLL_FLR_TIMEDOUT 10000
30#define NV_MAILBOX_POLL_MSG_REP_MAX 11
31
32enum idh_request {
33 IDH_REQ_GPU_INIT_ACCESS = 1,
34 IDH_REL_GPU_INIT_ACCESS,
35 IDH_REQ_GPU_FINI_ACCESS,
36 IDH_REL_GPU_FINI_ACCESS,
37 IDH_REQ_GPU_RESET_ACCESS,
38 IDH_REQ_GPU_INIT_DATA,
39
40 IDH_LOG_VF_ERROR = 200,
41 IDH_READY_TO_RESET = 201,
42 IDH_RAS_POISON = 202,
43 IDH_REQ_RAS_ERROR_COUNT = 203,
44 IDH_REQ_RAS_CPER_DUMP = 204,
45 IDH_REQ_RAS_BAD_PAGES = 205,
46};
47
48enum idh_event {
49 IDH_CLR_MSG_BUF = 0,
50 IDH_READY_TO_ACCESS_GPU,
51 IDH_FLR_NOTIFICATION,
52 IDH_FLR_NOTIFICATION_CMPL,
53 IDH_SUCCESS,
54 IDH_FAIL,
55 IDH_QUERY_ALIVE,
56 IDH_REQ_GPU_INIT_DATA_READY,
57 IDH_RAS_POISON_READY,
58 IDH_PF_SOFT_FLR_NOTIFICATION,
59 IDH_RAS_ERROR_DETECTED,
60 IDH_RAS_ERROR_COUNT_READY = 11,
61 IDH_RAS_CPER_DUMP_READY = 14,
62 IDH_RAS_BAD_PAGES_READY = 15,
63 IDH_RAS_BAD_PAGES_NOTIFICATION = 16,
64 IDH_UNRECOV_ERR_NOTIFICATION = 17,
65
66 IDH_TEXT_MESSAGE = 255,
67};
68
69extern const struct amdgpu_virt_ops xgpu_nv_virt_ops;
70
71void xgpu_nv_mailbox_set_irq_funcs(struct amdgpu_device *adev);
72int xgpu_nv_mailbox_add_irq_id(struct amdgpu_device *adev);
73int xgpu_nv_mailbox_get_irq(struct amdgpu_device *adev);
74void xgpu_nv_mailbox_put_irq(struct amdgpu_device *adev);
75
76#define mmMAILBOX_CONTROL 0xE5E
77
78#define NV_MAIBOX_CONTROL_TRN_OFFSET_BYTE (mmMAILBOX_CONTROL * 4)
79#define NV_MAIBOX_CONTROL_RCV_OFFSET_BYTE (NV_MAIBOX_CONTROL_TRN_OFFSET_BYTE + 1)
80
81#define mmMAILBOX_MSGBUF_TRN_DW0 0xE56
82#define mmMAILBOX_MSGBUF_TRN_DW1 0xE57
83#define mmMAILBOX_MSGBUF_TRN_DW2 0xE58
84#define mmMAILBOX_MSGBUF_TRN_DW3 0xE59
85
86#define mmMAILBOX_MSGBUF_RCV_DW0 0xE5A
87#define mmMAILBOX_MSGBUF_RCV_DW1 0xE5B
88#define mmMAILBOX_MSGBUF_RCV_DW2 0xE5C
89#define mmMAILBOX_MSGBUF_RCV_DW3 0xE5D
90
91#define mmMAILBOX_INT_CNTL 0xE5F
92
93#endif