tjh.dev
Linux kernel mirror (for testing)
git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
kernel
os
linux
1/* SPDX-License-Identifier: GPL-2.0-or-later */
2/*
3 * AMCC SoC PPC4xx Crypto Driver
4 *
5 * Copyright (c) 2008 Applied Micro Circuits Corporation.
6 * All rights reserved. James Hsiao <jhsiao@amcc.com>
7 *
8 * This is the header file for AMCC Crypto offload Linux device driver for
9 * use with Linux CryptoAPI.
10
11 */
12
13#ifndef __CRYPTO4XX_CORE_H__
14#define __CRYPTO4XX_CORE_H__
15
16#include <linux/ratelimit.h>
17#include <linux/mutex.h>
18#include <linux/scatterlist.h>
19#include <crypto/internal/aead.h>
20#include <crypto/internal/rng.h>
21#include <crypto/internal/skcipher.h>
22#include "crypto4xx_reg_def.h"
23#include "crypto4xx_sa.h"
24
25#define PPC460SX_SDR0_SRST 0x201
26#define PPC405EX_SDR0_SRST 0x200
27#define PPC460EX_SDR0_SRST 0x201
28#define PPC460EX_CE_RESET 0x08000000
29#define PPC460SX_CE_RESET 0x20000000
30#define PPC405EX_CE_RESET 0x00000008
31
32#define CRYPTO4XX_CRYPTO_PRIORITY 300
33#define PPC4XX_NUM_PD 256
34#define PPC4XX_LAST_PD (PPC4XX_NUM_PD - 1)
35#define PPC4XX_NUM_GD 1024
36#define PPC4XX_LAST_GD (PPC4XX_NUM_GD - 1)
37#define PPC4XX_NUM_SD 256
38#define PPC4XX_LAST_SD (PPC4XX_NUM_SD - 1)
39#define PPC4XX_SD_BUFFER_SIZE 2048
40
41#define PD_ENTRY_BUSY BIT(1)
42#define PD_ENTRY_INUSE BIT(0)
43#define PD_ENTRY_FREE 0
44#define ERING_WAS_FULL 0xffffffff
45
46struct crypto4xx_device;
47
48union shadow_sa_buf {
49 struct dynamic_sa_ctl sa;
50
51 /* alloc 256 bytes which is enough for any kind of dynamic sa */
52 u8 buf[256];
53} __packed;
54
55struct pd_uinfo {
56 struct crypto4xx_device *dev;
57 u32 state;
58 u32 first_gd; /* first gather discriptor
59 used by this packet */
60 u32 num_gd; /* number of gather discriptor
61 used by this packet */
62 u32 first_sd; /* first scatter discriptor
63 used by this packet */
64 u32 num_sd; /* number of scatter discriptors
65 used by this packet */
66 struct dynamic_sa_ctl *sa_va; /* shadow sa */
67 struct sa_state_record *sr_va; /* state record for shadow sa */
68 u32 sr_pa;
69 struct scatterlist *dest_va;
70 struct crypto_async_request *async_req; /* base crypto request
71 for this packet */
72};
73
74struct crypto4xx_device {
75 struct crypto4xx_core_device *core_dev;
76 void __iomem *ce_base;
77 void __iomem *trng_base;
78
79 struct ce_pd *pdr; /* base address of packet descriptor ring */
80 dma_addr_t pdr_pa; /* physical address of pdr_base_register */
81 struct ce_gd *gdr; /* gather descriptor ring */
82 dma_addr_t gdr_pa; /* physical address of gdr_base_register */
83 struct ce_sd *sdr; /* scatter descriptor ring */
84 dma_addr_t sdr_pa; /* physical address of sdr_base_register */
85 void *scatter_buffer_va;
86 dma_addr_t scatter_buffer_pa;
87
88 union shadow_sa_buf *shadow_sa_pool;
89 dma_addr_t shadow_sa_pool_pa;
90 struct sa_state_record *shadow_sr_pool;
91 dma_addr_t shadow_sr_pool_pa;
92 u32 pdr_tail;
93 u32 pdr_head;
94 u32 gdr_tail;
95 u32 gdr_head;
96 u32 sdr_tail;
97 u32 sdr_head;
98 struct pd_uinfo *pdr_uinfo;
99 struct list_head alg_list; /* List of algorithm supported
100 by this device */
101 struct ratelimit_state aead_ratelimit;
102 bool is_revb;
103};
104
105struct crypto4xx_core_device {
106 struct device *device;
107 struct platform_device *ofdev;
108 struct crypto4xx_device *dev;
109 struct hwrng *trng;
110 u32 int_status;
111 u32 irq;
112 struct tasklet_struct tasklet;
113 spinlock_t lock;
114 struct mutex rng_lock;
115};
116
117struct crypto4xx_ctx {
118 struct crypto4xx_device *dev;
119 struct dynamic_sa_ctl *sa_in;
120 struct dynamic_sa_ctl *sa_out;
121 __le32 iv_nonce;
122 u32 sa_len;
123 union {
124 struct crypto_sync_skcipher *cipher;
125 struct crypto_aead *aead;
126 } sw_cipher;
127};
128
129struct crypto4xx_aead_reqctx {
130 struct scatterlist dst[2];
131};
132
133struct crypto4xx_alg_common {
134 u32 type;
135 union {
136 struct skcipher_alg cipher;
137 struct aead_alg aead;
138 struct rng_alg rng;
139 } u;
140};
141
142struct crypto4xx_alg {
143 struct list_head entry;
144 struct crypto4xx_alg_common alg;
145 struct crypto4xx_device *dev;
146};
147
148#if IS_ENABLED(CONFIG_CC_IS_GCC) && CONFIG_GCC_VERSION >= 120000
149#define BUILD_PD_ACCESS __attribute__((access(read_only, 6, 7)))
150#else
151#define BUILD_PD_ACCESS
152#endif
153
154int crypto4xx_alloc_sa(struct crypto4xx_ctx *ctx, u32 size);
155void crypto4xx_free_sa(struct crypto4xx_ctx *ctx);
156int crypto4xx_build_pd(struct crypto_async_request *req,
157 struct crypto4xx_ctx *ctx,
158 struct scatterlist *src,
159 struct scatterlist *dst,
160 const unsigned int datalen,
161 const void *iv, const u32 iv_len,
162 const struct dynamic_sa_ctl *sa,
163 const unsigned int sa_len,
164 const unsigned int assoclen,
165 struct scatterlist *dst_tmp) BUILD_PD_ACCESS;
166int crypto4xx_setkey_aes_cbc(struct crypto_skcipher *cipher,
167 const u8 *key, unsigned int keylen);
168int crypto4xx_setkey_aes_ctr(struct crypto_skcipher *cipher,
169 const u8 *key, unsigned int keylen);
170int crypto4xx_setkey_aes_ecb(struct crypto_skcipher *cipher,
171 const u8 *key, unsigned int keylen);
172int crypto4xx_setkey_rfc3686(struct crypto_skcipher *cipher,
173 const u8 *key, unsigned int keylen);
174int crypto4xx_encrypt_ctr(struct skcipher_request *req);
175int crypto4xx_decrypt_ctr(struct skcipher_request *req);
176int crypto4xx_encrypt_iv_stream(struct skcipher_request *req);
177int crypto4xx_decrypt_iv_stream(struct skcipher_request *req);
178int crypto4xx_encrypt_iv_block(struct skcipher_request *req);
179int crypto4xx_decrypt_iv_block(struct skcipher_request *req);
180int crypto4xx_encrypt_noiv_block(struct skcipher_request *req);
181int crypto4xx_decrypt_noiv_block(struct skcipher_request *req);
182int crypto4xx_rfc3686_encrypt(struct skcipher_request *req);
183int crypto4xx_rfc3686_decrypt(struct skcipher_request *req);
184
185/*
186 * Note: Only use this function to copy items that is word aligned.
187 */
188static inline void crypto4xx_memcpy_swab32(u32 *dst, const void *buf,
189 size_t len)
190{
191 for (; len >= 4; buf += 4, len -= 4)
192 *dst++ = __swab32p((u32 *) buf);
193
194 if (len) {
195 const u8 *tmp = (u8 *)buf;
196
197 switch (len) {
198 case 3:
199 *dst = (tmp[2] << 16) |
200 (tmp[1] << 8) |
201 tmp[0];
202 break;
203 case 2:
204 *dst = (tmp[1] << 8) |
205 tmp[0];
206 break;
207 case 1:
208 *dst = tmp[0];
209 break;
210 default:
211 break;
212 }
213 }
214}
215
216static inline void crypto4xx_memcpy_from_le32(u32 *dst, const void *buf,
217 size_t len)
218{
219 crypto4xx_memcpy_swab32(dst, buf, len);
220}
221
222static inline void crypto4xx_memcpy_to_le32(__le32 *dst, const void *buf,
223 size_t len)
224{
225 crypto4xx_memcpy_swab32((u32 *)dst, buf, len);
226}
227
228int crypto4xx_setauthsize_aead(struct crypto_aead *ciper,
229 unsigned int authsize);
230int crypto4xx_setkey_aes_ccm(struct crypto_aead *cipher,
231 const u8 *key, unsigned int keylen);
232int crypto4xx_encrypt_aes_ccm(struct aead_request *req);
233int crypto4xx_decrypt_aes_ccm(struct aead_request *req);
234int crypto4xx_setkey_aes_gcm(struct crypto_aead *cipher,
235 const u8 *key, unsigned int keylen);
236int crypto4xx_encrypt_aes_gcm(struct aead_request *req);
237int crypto4xx_decrypt_aes_gcm(struct aead_request *req);
238
239#endif