tjh.dev
Linux kernel mirror (for testing)
git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
kernel
os
linux
1# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
2%YAML 1.2
3---
4$id: http://devicetree.org/schemas/phy/rockchip,rk3588-hdptx-phy.yaml#
5$schema: http://devicetree.org/meta-schemas/core.yaml#
6
7title: Rockchip SoC HDMI/eDP Transmitter Combo PHY
8
9maintainers:
10 - Cristian Ciocaltea <cristian.ciocaltea@collabora.com>
11
12properties:
13 compatible:
14 enum:
15 - rockchip,rk3588-hdptx-phy
16
17 reg:
18 maxItems: 1
19
20 clocks:
21 items:
22 - description: Reference clock
23 - description: APB clock
24
25 clock-names:
26 items:
27 - const: ref
28 - const: apb
29
30 "#clock-cells":
31 const: 0
32
33 "#phy-cells":
34 const: 0
35
36 resets:
37 items:
38 - description: PHY reset line
39 - description: APB reset line
40 - description: INIT reset line
41 - description: CMN reset line
42 - description: LANE reset line
43 - description: ROPLL reset line
44 - description: LCPLL reset line
45
46 reset-names:
47 items:
48 - const: phy
49 - const: apb
50 - const: init
51 - const: cmn
52 - const: lane
53 - const: ropll
54 - const: lcpll
55
56 rockchip,grf:
57 $ref: /schemas/types.yaml#/definitions/phandle
58 description: Some PHY related data is accessed through GRF regs.
59
60required:
61 - compatible
62 - reg
63 - clocks
64 - clock-names
65 - "#phy-cells"
66 - resets
67 - reset-names
68 - rockchip,grf
69
70additionalProperties: false
71
72examples:
73 - |
74 #include <dt-bindings/clock/rockchip,rk3588-cru.h>
75 #include <dt-bindings/reset/rockchip,rk3588-cru.h>
76
77 soc {
78 #address-cells = <2>;
79 #size-cells = <2>;
80
81 phy@fed60000 {
82 compatible = "rockchip,rk3588-hdptx-phy";
83 reg = <0x0 0xfed60000 0x0 0x2000>;
84 clocks = <&cru CLK_USB2PHY_HDPTXRXPHY_REF>, <&cru PCLK_HDPTX0>;
85 clock-names = "ref", "apb";
86 #phy-cells = <0>;
87 resets = <&cru SRST_HDPTX0>, <&cru SRST_P_HDPTX0>,
88 <&cru SRST_HDPTX0_INIT>, <&cru SRST_HDPTX0_CMN>,
89 <&cru SRST_HDPTX0_LANE>, <&cru SRST_HDPTX0_ROPLL>,
90 <&cru SRST_HDPTX0_LCPLL>;
91 reset-names = "phy", "apb", "init", "cmn", "lane", "ropll", "lcpll";
92 rockchip,grf = <&hdptxphy_grf>;
93 };
94 };