tjh.dev
Linux kernel mirror (for testing)
git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
kernel
os
linux
1/* SPDX-License-Identifier: GPL-2.0-only */
2/*
3 * Qualcomm #define SM7150 interconnect IDs
4 *
5 * Copyright (c) 2020, The Linux Foundation. All rights reserved.
6 * Copyright (c) 2024, Danila Tikhonov <danila@jiaxyga.com>
7 */
8
9#ifndef __DRIVERS_INTERCONNECT_QCOM_SM7150_H
10#define __DRIVERS_INTERCONNECT_QCOM_SM7150_H
11
12#define SM7150_A1NOC_SNOC_MAS 0
13#define SM7150_A1NOC_SNOC_SLV 1
14#define SM7150_A2NOC_SNOC_MAS 2
15#define SM7150_A2NOC_SNOC_SLV 3
16#define SM7150_MASTER_A1NOC_CFG 4
17#define SM7150_MASTER_A2NOC_CFG 5
18#define SM7150_MASTER_AMPSS_M0 6
19#define SM7150_MASTER_CAMNOC_HF0 7
20#define SM7150_MASTER_CAMNOC_HF0_UNCOMP 8
21#define SM7150_MASTER_CAMNOC_NRT 9
22#define SM7150_MASTER_CAMNOC_NRT_UNCOMP 10
23#define SM7150_MASTER_CAMNOC_RT 11
24#define SM7150_MASTER_CAMNOC_RT_UNCOMP 12
25#define SM7150_MASTER_CAMNOC_SF 13
26#define SM7150_MASTER_CAMNOC_SF_UNCOMP 14
27#define SM7150_MASTER_CNOC_A2NOC 15
28#define SM7150_MASTER_CNOC_DC_NOC 16
29#define SM7150_MASTER_CNOC_MNOC_CFG 17
30#define SM7150_MASTER_COMPUTE_NOC 18
31#define SM7150_MASTER_CRYPTO_CORE_0 19
32#define SM7150_MASTER_EMMC 20
33#define SM7150_MASTER_GEM_NOC_CFG 21
34#define SM7150_MASTER_GEM_NOC_PCIE_SNOC 22
35#define SM7150_MASTER_GEM_NOC_SNOC 23
36#define SM7150_MASTER_GIC 24
37#define SM7150_MASTER_GRAPHICS_3D 25
38#define SM7150_MASTER_IPA 26
39#define SM7150_MASTER_LLCC 27
40#define SM7150_MASTER_MDP_PORT0 28
41#define SM7150_MASTER_MDP_PORT1 29
42#define SM7150_MASTER_MNOC_HF_MEM_NOC 30
43#define SM7150_MASTER_MNOC_SF_MEM_NOC 31
44#define SM7150_MASTER_NPU 32
45#define SM7150_MASTER_PCIE 33
46#define SM7150_MASTER_PIMEM 34
47#define SM7150_MASTER_QDSS_BAM 35
48#define SM7150_MASTER_QDSS_DAP 36
49#define SM7150_MASTER_QDSS_ETR 37
50#define SM7150_MASTER_QUP_0 38
51#define SM7150_MASTER_QUP_1 39
52#define SM7150_MASTER_ROTATOR 40
53#define SM7150_MASTER_SDCC_2 41
54#define SM7150_MASTER_SDCC_4 42
55#define SM7150_MASTER_SNOC_CFG 43
56#define SM7150_MASTER_SNOC_GC_MEM_NOC 44
57#define SM7150_MASTER_SNOC_SF_MEM_NOC 45
58#define SM7150_MASTER_SPDM 46
59#define SM7150_MASTER_SYS_TCU 47
60#define SM7150_MASTER_TSIF 48
61#define SM7150_MASTER_UFS_MEM 49
62#define SM7150_MASTER_USB3 50
63#define SM7150_MASTER_VIDEO_P0 51
64#define SM7150_MASTER_VIDEO_P1 52
65#define SM7150_MASTER_VIDEO_PROC 53
66#define SM7150_SLAVE_A1NOC_CFG 54
67#define SM7150_SLAVE_A2NOC_CFG 55
68#define SM7150_SLAVE_AHB2PHY_NORTH 56
69#define SM7150_SLAVE_AHB2PHY_SOUTH 57
70#define SM7150_SLAVE_AHB2PHY_WEST 58
71#define SM7150_SLAVE_ANOC_PCIE_GEM_NOC 59
72#define SM7150_SLAVE_AOP 60
73#define SM7150_SLAVE_AOSS 61
74#define SM7150_SLAVE_APPSS 62
75#define SM7150_SLAVE_CAMERA_CFG 63
76#define SM7150_SLAVE_CAMERA_NRT_THROTTLE_CFG 64
77#define SM7150_SLAVE_CAMERA_RT_THROTTLE_CFG 65
78#define SM7150_SLAVE_CAMNOC_UNCOMP 66
79#define SM7150_SLAVE_CDSP_CFG 67
80#define SM7150_SLAVE_CDSP_GEM_NOC 68
81#define SM7150_SLAVE_CLK_CTL 69
82#define SM7150_SLAVE_CNOC_A2NOC 70
83#define SM7150_SLAVE_CNOC_DDRSS 71
84#define SM7150_SLAVE_CNOC_MNOC_CFG 72
85#define SM7150_SLAVE_CRYPTO_0_CFG 73
86#define SM7150_SLAVE_DISPLAY_CFG 74
87#define SM7150_SLAVE_DISPLAY_THROTTLE_CFG 75
88#define SM7150_SLAVE_EBI_CH0 76
89#define SM7150_SLAVE_EMMC_CFG 77
90#define SM7150_SLAVE_GEM_NOC_CFG 78
91#define SM7150_SLAVE_GEM_NOC_SNOC 79
92#define SM7150_SLAVE_GLM 80
93#define SM7150_SLAVE_GRAPHICS_3D_CFG 81
94#define SM7150_SLAVE_IMEM_CFG 82
95#define SM7150_SLAVE_IPA_CFG 83
96#define SM7150_SLAVE_LLCC 84
97#define SM7150_SLAVE_LLCC_CFG 85
98#define SM7150_SLAVE_MNOC_HF_MEM_NOC 86
99#define SM7150_SLAVE_MNOC_SF_MEM_NOC 87
100#define SM7150_SLAVE_MSS_PROC_MS_MPU_CFG 88
101#define SM7150_SLAVE_OCIMEM 89
102#define SM7150_SLAVE_PCIE_CFG 90
103#define SM7150_SLAVE_PDM 91
104#define SM7150_SLAVE_PIMEM 92
105#define SM7150_SLAVE_PIMEM_CFG 93
106#define SM7150_SLAVE_PRNG 94
107#define SM7150_SLAVE_QDSS_CFG 95
108#define SM7150_SLAVE_QDSS_STM 96
109#define SM7150_SLAVE_QUP_0 97
110#define SM7150_SLAVE_QUP_1 98
111#define SM7150_SLAVE_RBCPR_CX_CFG 99
112#define SM7150_SLAVE_RBCPR_MX_CFG 100
113#define SM7150_SLAVE_SDCC_2 101
114#define SM7150_SLAVE_SDCC_4 102
115#define SM7150_SLAVE_SERVICE_A1NOC 103
116#define SM7150_SLAVE_SERVICE_A2NOC 104
117#define SM7150_SLAVE_SERVICE_CNOC 105
118#define SM7150_SLAVE_SERVICE_GEM_NOC 106
119#define SM7150_SLAVE_SERVICE_MNOC 107
120#define SM7150_SLAVE_SERVICE_SNOC 108
121#define SM7150_SLAVE_SNOC_CFG 109
122#define SM7150_SLAVE_SNOC_GEM_NOC_GC 110
123#define SM7150_SLAVE_SNOC_GEM_NOC_SF 111
124#define SM7150_SLAVE_SPDM_WRAPPER 112
125#define SM7150_SLAVE_TCSR 113
126#define SM7150_SLAVE_TCU 114
127#define SM7150_SLAVE_TLMM_NORTH 115
128#define SM7150_SLAVE_TLMM_SOUTH 116
129#define SM7150_SLAVE_TLMM_WEST 117
130#define SM7150_SLAVE_TSIF 118
131#define SM7150_SLAVE_UFS_MEM_CFG 119
132#define SM7150_SLAVE_USB3 120
133#define SM7150_SLAVE_VENUS_CFG 121
134#define SM7150_SLAVE_VENUS_CVP_THROTTLE_CFG 122
135#define SM7150_SLAVE_VENUS_THROTTLE_CFG 123
136#define SM7150_SLAVE_VSENSE_CTRL_CFG 124
137#define SM7150_SNOC_CNOC_MAS 125
138#define SM7150_SNOC_CNOC_SLV 126
139
140#endif