tjh.dev / kernel
Linux kernel mirror (for testing) git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
kernel os linux
1
fork

Configure Feed

Select the types of activity you want to include in your feed.

kernel / sound / soc / codecs / tlv320adcx140.c
at v6.0 1159 lines 36 kB view raw
1// SPDX-License-Identifier: GPL-2.0 2// TLV320ADCX140 Sound driver 3// Copyright (C) 2020 Texas Instruments Incorporated - https://www.ti.com/ 4 5#include <linux/module.h> 6#include <linux/moduleparam.h> 7#include <linux/init.h> 8#include <linux/delay.h> 9#include <linux/pm.h> 10#include <linux/i2c.h> 11#include <linux/gpio/consumer.h> 12#include <linux/regulator/consumer.h> 13#include <linux/acpi.h> 14#include <linux/of.h> 15#include <linux/of_gpio.h> 16#include <linux/slab.h> 17#include <sound/core.h> 18#include <sound/pcm.h> 19#include <sound/pcm_params.h> 20#include <sound/soc.h> 21#include <sound/initval.h> 22#include <sound/tlv.h> 23 24#include "tlv320adcx140.h" 25 26struct adcx140_priv { 27 struct snd_soc_component *component; 28 struct regulator *supply_areg; 29 struct gpio_desc *gpio_reset; 30 struct regmap *regmap; 31 struct device *dev; 32 33 bool micbias_vg; 34 35 unsigned int dai_fmt; 36 unsigned int slot_width; 37}; 38 39static const char * const gpo_config_names[] = { 40 "ti,gpo-config-1", 41 "ti,gpo-config-2", 42 "ti,gpo-config-3", 43 "ti,gpo-config-4", 44}; 45 46static const struct reg_default adcx140_reg_defaults[] = { 47 { ADCX140_PAGE_SELECT, 0x00 }, 48 { ADCX140_SW_RESET, 0x00 }, 49 { ADCX140_SLEEP_CFG, 0x00 }, 50 { ADCX140_SHDN_CFG, 0x05 }, 51 { ADCX140_ASI_CFG0, 0x30 }, 52 { ADCX140_ASI_CFG1, 0x00 }, 53 { ADCX140_ASI_CFG2, 0x00 }, 54 { ADCX140_ASI_CH1, 0x00 }, 55 { ADCX140_ASI_CH2, 0x01 }, 56 { ADCX140_ASI_CH3, 0x02 }, 57 { ADCX140_ASI_CH4, 0x03 }, 58 { ADCX140_ASI_CH5, 0x04 }, 59 { ADCX140_ASI_CH6, 0x05 }, 60 { ADCX140_ASI_CH7, 0x06 }, 61 { ADCX140_ASI_CH8, 0x07 }, 62 { ADCX140_MST_CFG0, 0x02 }, 63 { ADCX140_MST_CFG1, 0x48 }, 64 { ADCX140_ASI_STS, 0xff }, 65 { ADCX140_CLK_SRC, 0x10 }, 66 { ADCX140_PDMCLK_CFG, 0x40 }, 67 { ADCX140_PDM_CFG, 0x00 }, 68 { ADCX140_GPIO_CFG0, 0x22 }, 69 { ADCX140_GPO_CFG0, 0x00 }, 70 { ADCX140_GPO_CFG1, 0x00 }, 71 { ADCX140_GPO_CFG2, 0x00 }, 72 { ADCX140_GPO_CFG3, 0x00 }, 73 { ADCX140_GPO_VAL, 0x00 }, 74 { ADCX140_GPIO_MON, 0x00 }, 75 { ADCX140_GPI_CFG0, 0x00 }, 76 { ADCX140_GPI_CFG1, 0x00 }, 77 { ADCX140_GPI_MON, 0x00 }, 78 { ADCX140_INT_CFG, 0x00 }, 79 { ADCX140_INT_MASK0, 0xff }, 80 { ADCX140_INT_LTCH0, 0x00 }, 81 { ADCX140_BIAS_CFG, 0x00 }, 82 { ADCX140_CH1_CFG0, 0x00 }, 83 { ADCX140_CH1_CFG1, 0x00 }, 84 { ADCX140_CH1_CFG2, 0xc9 }, 85 { ADCX140_CH1_CFG3, 0x80 }, 86 { ADCX140_CH1_CFG4, 0x00 }, 87 { ADCX140_CH2_CFG0, 0x00 }, 88 { ADCX140_CH2_CFG1, 0x00 }, 89 { ADCX140_CH2_CFG2, 0xc9 }, 90 { ADCX140_CH2_CFG3, 0x80 }, 91 { ADCX140_CH2_CFG4, 0x00 }, 92 { ADCX140_CH3_CFG0, 0x00 }, 93 { ADCX140_CH3_CFG1, 0x00 }, 94 { ADCX140_CH3_CFG2, 0xc9 }, 95 { ADCX140_CH3_CFG3, 0x80 }, 96 { ADCX140_CH3_CFG4, 0x00 }, 97 { ADCX140_CH4_CFG0, 0x00 }, 98 { ADCX140_CH4_CFG1, 0x00 }, 99 { ADCX140_CH4_CFG2, 0xc9 }, 100 { ADCX140_CH4_CFG3, 0x80 }, 101 { ADCX140_CH4_CFG4, 0x00 }, 102 { ADCX140_CH5_CFG2, 0xc9 }, 103 { ADCX140_CH5_CFG3, 0x80 }, 104 { ADCX140_CH5_CFG4, 0x00 }, 105 { ADCX140_CH6_CFG2, 0xc9 }, 106 { ADCX140_CH6_CFG3, 0x80 }, 107 { ADCX140_CH6_CFG4, 0x00 }, 108 { ADCX140_CH7_CFG2, 0xc9 }, 109 { ADCX140_CH7_CFG3, 0x80 }, 110 { ADCX140_CH7_CFG4, 0x00 }, 111 { ADCX140_CH8_CFG2, 0xc9 }, 112 { ADCX140_CH8_CFG3, 0x80 }, 113 { ADCX140_CH8_CFG4, 0x00 }, 114 { ADCX140_DSP_CFG0, 0x01 }, 115 { ADCX140_DSP_CFG1, 0x40 }, 116 { ADCX140_DRE_CFG0, 0x7b }, 117 { ADCX140_AGC_CFG0, 0xe7 }, 118 { ADCX140_IN_CH_EN, 0xf0 }, 119 { ADCX140_ASI_OUT_CH_EN, 0x00 }, 120 { ADCX140_PWR_CFG, 0x00 }, 121 { ADCX140_DEV_STS0, 0x00 }, 122 { ADCX140_DEV_STS1, 0x80 }, 123}; 124 125static const struct regmap_range_cfg adcx140_ranges[] = { 126 { 127 .range_min = 0, 128 .range_max = 12 * 128, 129 .selector_reg = ADCX140_PAGE_SELECT, 130 .selector_mask = 0xff, 131 .selector_shift = 0, 132 .window_start = 0, 133 .window_len = 128, 134 }, 135}; 136 137static bool adcx140_volatile(struct device *dev, unsigned int reg) 138{ 139 switch (reg) { 140 case ADCX140_SW_RESET: 141 case ADCX140_DEV_STS0: 142 case ADCX140_DEV_STS1: 143 case ADCX140_ASI_STS: 144 return true; 145 default: 146 return false; 147 } 148} 149 150static const struct regmap_config adcx140_i2c_regmap = { 151 .reg_bits = 8, 152 .val_bits = 8, 153 .reg_defaults = adcx140_reg_defaults, 154 .num_reg_defaults = ARRAY_SIZE(adcx140_reg_defaults), 155 .cache_type = REGCACHE_FLAT, 156 .ranges = adcx140_ranges, 157 .num_ranges = ARRAY_SIZE(adcx140_ranges), 158 .max_register = 12 * 128, 159 .volatile_reg = adcx140_volatile, 160}; 161 162/* Digital Volume control. From -100 to 27 dB in 0.5 dB steps */ 163static DECLARE_TLV_DB_SCALE(dig_vol_tlv, -10050, 50, 0); 164 165/* ADC gain. From 0 to 42 dB in 1 dB steps */ 166static DECLARE_TLV_DB_SCALE(adc_tlv, 0, 100, 0); 167 168/* DRE Level. From -12 dB to -66 dB in 1 dB steps */ 169static DECLARE_TLV_DB_SCALE(dre_thresh_tlv, -6600, 100, 0); 170/* DRE Max Gain. From 2 dB to 26 dB in 2 dB steps */ 171static DECLARE_TLV_DB_SCALE(dre_gain_tlv, 200, 200, 0); 172 173/* AGC Level. From -6 dB to -36 dB in 2 dB steps */ 174static DECLARE_TLV_DB_SCALE(agc_thresh_tlv, -3600, 200, 0); 175/* AGC Max Gain. From 3 dB to 42 dB in 3 dB steps */ 176static DECLARE_TLV_DB_SCALE(agc_gain_tlv, 300, 300, 0); 177 178static const char * const decimation_filter_text[] = { 179 "Linear Phase", "Low Latency", "Ultra-low Latency" 180}; 181 182static SOC_ENUM_SINGLE_DECL(decimation_filter_enum, ADCX140_DSP_CFG0, 4, 183 decimation_filter_text); 184 185static const struct snd_kcontrol_new decimation_filter_controls[] = { 186 SOC_DAPM_ENUM("Decimation Filter", decimation_filter_enum), 187}; 188 189static const char * const pdmclk_text[] = { 190 "2.8224 MHz", "1.4112 MHz", "705.6 kHz", "5.6448 MHz" 191}; 192 193static SOC_ENUM_SINGLE_DECL(pdmclk_select_enum, ADCX140_PDMCLK_CFG, 0, 194 pdmclk_text); 195 196static const struct snd_kcontrol_new pdmclk_div_controls[] = { 197 SOC_DAPM_ENUM("PDM Clk Divider Select", pdmclk_select_enum), 198}; 199 200static const char * const resistor_text[] = { 201 "2.5 kOhm", "10 kOhm", "20 kOhm" 202}; 203 204static SOC_ENUM_SINGLE_DECL(in1_resistor_enum, ADCX140_CH1_CFG0, 2, 205 resistor_text); 206static SOC_ENUM_SINGLE_DECL(in2_resistor_enum, ADCX140_CH2_CFG0, 2, 207 resistor_text); 208static SOC_ENUM_SINGLE_DECL(in3_resistor_enum, ADCX140_CH3_CFG0, 2, 209 resistor_text); 210static SOC_ENUM_SINGLE_DECL(in4_resistor_enum, ADCX140_CH4_CFG0, 2, 211 resistor_text); 212 213static const struct snd_kcontrol_new in1_resistor_controls[] = { 214 SOC_DAPM_ENUM("CH1 Resistor Select", in1_resistor_enum), 215}; 216static const struct snd_kcontrol_new in2_resistor_controls[] = { 217 SOC_DAPM_ENUM("CH2 Resistor Select", in2_resistor_enum), 218}; 219static const struct snd_kcontrol_new in3_resistor_controls[] = { 220 SOC_DAPM_ENUM("CH3 Resistor Select", in3_resistor_enum), 221}; 222static const struct snd_kcontrol_new in4_resistor_controls[] = { 223 SOC_DAPM_ENUM("CH4 Resistor Select", in4_resistor_enum), 224}; 225 226/* Analog/Digital Selection */ 227static const char * const adcx140_mic_sel_text[] = {"Analog", "Line In", "Digital"}; 228static const char * const adcx140_analog_sel_text[] = {"Analog", "Line In"}; 229 230static SOC_ENUM_SINGLE_DECL(adcx140_mic1p_enum, 231 ADCX140_CH1_CFG0, 5, 232 adcx140_mic_sel_text); 233 234static const struct snd_kcontrol_new adcx140_dapm_mic1p_control = 235SOC_DAPM_ENUM("MIC1P MUX", adcx140_mic1p_enum); 236 237static SOC_ENUM_SINGLE_DECL(adcx140_mic1_analog_enum, 238 ADCX140_CH1_CFG0, 7, 239 adcx140_analog_sel_text); 240 241static const struct snd_kcontrol_new adcx140_dapm_mic1_analog_control = 242SOC_DAPM_ENUM("MIC1 Analog MUX", adcx140_mic1_analog_enum); 243 244static SOC_ENUM_SINGLE_DECL(adcx140_mic1m_enum, 245 ADCX140_CH1_CFG0, 5, 246 adcx140_mic_sel_text); 247 248static const struct snd_kcontrol_new adcx140_dapm_mic1m_control = 249SOC_DAPM_ENUM("MIC1M MUX", adcx140_mic1m_enum); 250 251static SOC_ENUM_SINGLE_DECL(adcx140_mic2p_enum, 252 ADCX140_CH2_CFG0, 5, 253 adcx140_mic_sel_text); 254 255static const struct snd_kcontrol_new adcx140_dapm_mic2p_control = 256SOC_DAPM_ENUM("MIC2P MUX", adcx140_mic2p_enum); 257 258static SOC_ENUM_SINGLE_DECL(adcx140_mic2_analog_enum, 259 ADCX140_CH2_CFG0, 7, 260 adcx140_analog_sel_text); 261 262static const struct snd_kcontrol_new adcx140_dapm_mic2_analog_control = 263SOC_DAPM_ENUM("MIC2 Analog MUX", adcx140_mic2_analog_enum); 264 265static SOC_ENUM_SINGLE_DECL(adcx140_mic2m_enum, 266 ADCX140_CH2_CFG0, 5, 267 adcx140_mic_sel_text); 268 269static const struct snd_kcontrol_new adcx140_dapm_mic2m_control = 270SOC_DAPM_ENUM("MIC2M MUX", adcx140_mic2m_enum); 271 272static SOC_ENUM_SINGLE_DECL(adcx140_mic3p_enum, 273 ADCX140_CH3_CFG0, 5, 274 adcx140_mic_sel_text); 275 276static const struct snd_kcontrol_new adcx140_dapm_mic3p_control = 277SOC_DAPM_ENUM("MIC3P MUX", adcx140_mic3p_enum); 278 279static SOC_ENUM_SINGLE_DECL(adcx140_mic3_analog_enum, 280 ADCX140_CH3_CFG0, 7, 281 adcx140_analog_sel_text); 282 283static const struct snd_kcontrol_new adcx140_dapm_mic3_analog_control = 284SOC_DAPM_ENUM("MIC3 Analog MUX", adcx140_mic3_analog_enum); 285 286static SOC_ENUM_SINGLE_DECL(adcx140_mic3m_enum, 287 ADCX140_CH3_CFG0, 5, 288 adcx140_mic_sel_text); 289 290static const struct snd_kcontrol_new adcx140_dapm_mic3m_control = 291SOC_DAPM_ENUM("MIC3M MUX", adcx140_mic3m_enum); 292 293static SOC_ENUM_SINGLE_DECL(adcx140_mic4p_enum, 294 ADCX140_CH4_CFG0, 5, 295 adcx140_mic_sel_text); 296 297static const struct snd_kcontrol_new adcx140_dapm_mic4p_control = 298SOC_DAPM_ENUM("MIC4P MUX", adcx140_mic4p_enum); 299 300static SOC_ENUM_SINGLE_DECL(adcx140_mic4_analog_enum, 301 ADCX140_CH4_CFG0, 7, 302 adcx140_analog_sel_text); 303 304static const struct snd_kcontrol_new adcx140_dapm_mic4_analog_control = 305SOC_DAPM_ENUM("MIC4 Analog MUX", adcx140_mic4_analog_enum); 306 307static SOC_ENUM_SINGLE_DECL(adcx140_mic4m_enum, 308 ADCX140_CH4_CFG0, 5, 309 adcx140_mic_sel_text); 310 311static const struct snd_kcontrol_new adcx140_dapm_mic4m_control = 312SOC_DAPM_ENUM("MIC4M MUX", adcx140_mic4m_enum); 313 314static const struct snd_kcontrol_new adcx140_dapm_ch1_en_switch = 315 SOC_DAPM_SINGLE("Switch", ADCX140_ASI_OUT_CH_EN, 7, 1, 0); 316static const struct snd_kcontrol_new adcx140_dapm_ch2_en_switch = 317 SOC_DAPM_SINGLE("Switch", ADCX140_ASI_OUT_CH_EN, 6, 1, 0); 318static const struct snd_kcontrol_new adcx140_dapm_ch3_en_switch = 319 SOC_DAPM_SINGLE("Switch", ADCX140_ASI_OUT_CH_EN, 5, 1, 0); 320static const struct snd_kcontrol_new adcx140_dapm_ch4_en_switch = 321 SOC_DAPM_SINGLE("Switch", ADCX140_ASI_OUT_CH_EN, 4, 1, 0); 322static const struct snd_kcontrol_new adcx140_dapm_ch5_en_switch = 323 SOC_DAPM_SINGLE("Switch", ADCX140_ASI_OUT_CH_EN, 3, 1, 0); 324static const struct snd_kcontrol_new adcx140_dapm_ch6_en_switch = 325 SOC_DAPM_SINGLE("Switch", ADCX140_ASI_OUT_CH_EN, 2, 1, 0); 326static const struct snd_kcontrol_new adcx140_dapm_ch7_en_switch = 327 SOC_DAPM_SINGLE("Switch", ADCX140_ASI_OUT_CH_EN, 1, 1, 0); 328static const struct snd_kcontrol_new adcx140_dapm_ch8_en_switch = 329 SOC_DAPM_SINGLE("Switch", ADCX140_ASI_OUT_CH_EN, 0, 1, 0); 330 331static const struct snd_kcontrol_new adcx140_dapm_ch1_dre_en_switch = 332 SOC_DAPM_SINGLE("Switch", ADCX140_CH1_CFG0, 0, 1, 0); 333static const struct snd_kcontrol_new adcx140_dapm_ch2_dre_en_switch = 334 SOC_DAPM_SINGLE("Switch", ADCX140_CH2_CFG0, 0, 1, 0); 335static const struct snd_kcontrol_new adcx140_dapm_ch3_dre_en_switch = 336 SOC_DAPM_SINGLE("Switch", ADCX140_CH3_CFG0, 0, 1, 0); 337static const struct snd_kcontrol_new adcx140_dapm_ch4_dre_en_switch = 338 SOC_DAPM_SINGLE("Switch", ADCX140_CH4_CFG0, 0, 1, 0); 339 340static const struct snd_kcontrol_new adcx140_dapm_dre_en_switch = 341 SOC_DAPM_SINGLE("Switch", ADCX140_DSP_CFG1, 3, 1, 0); 342 343/* Output Mixer */ 344static const struct snd_kcontrol_new adcx140_output_mixer_controls[] = { 345 SOC_DAPM_SINGLE("Digital CH1 Switch", 0, 0, 0, 0), 346 SOC_DAPM_SINGLE("Digital CH2 Switch", 0, 0, 0, 0), 347 SOC_DAPM_SINGLE("Digital CH3 Switch", 0, 0, 0, 0), 348 SOC_DAPM_SINGLE("Digital CH4 Switch", 0, 0, 0, 0), 349}; 350 351static const struct snd_soc_dapm_widget adcx140_dapm_widgets[] = { 352 /* Analog Differential Inputs */ 353 SND_SOC_DAPM_INPUT("MIC1P"), 354 SND_SOC_DAPM_INPUT("MIC1M"), 355 SND_SOC_DAPM_INPUT("MIC2P"), 356 SND_SOC_DAPM_INPUT("MIC2M"), 357 SND_SOC_DAPM_INPUT("MIC3P"), 358 SND_SOC_DAPM_INPUT("MIC3M"), 359 SND_SOC_DAPM_INPUT("MIC4P"), 360 SND_SOC_DAPM_INPUT("MIC4M"), 361 362 SND_SOC_DAPM_OUTPUT("CH1_OUT"), 363 SND_SOC_DAPM_OUTPUT("CH2_OUT"), 364 SND_SOC_DAPM_OUTPUT("CH3_OUT"), 365 SND_SOC_DAPM_OUTPUT("CH4_OUT"), 366 SND_SOC_DAPM_OUTPUT("CH5_OUT"), 367 SND_SOC_DAPM_OUTPUT("CH6_OUT"), 368 SND_SOC_DAPM_OUTPUT("CH7_OUT"), 369 SND_SOC_DAPM_OUTPUT("CH8_OUT"), 370 371 SND_SOC_DAPM_MIXER("Output Mixer", SND_SOC_NOPM, 0, 0, 372 &adcx140_output_mixer_controls[0], 373 ARRAY_SIZE(adcx140_output_mixer_controls)), 374 375 /* Input Selection to MIC_PGA */ 376 SND_SOC_DAPM_MUX("MIC1P Input Mux", SND_SOC_NOPM, 0, 0, 377 &adcx140_dapm_mic1p_control), 378 SND_SOC_DAPM_MUX("MIC2P Input Mux", SND_SOC_NOPM, 0, 0, 379 &adcx140_dapm_mic2p_control), 380 SND_SOC_DAPM_MUX("MIC3P Input Mux", SND_SOC_NOPM, 0, 0, 381 &adcx140_dapm_mic3p_control), 382 SND_SOC_DAPM_MUX("MIC4P Input Mux", SND_SOC_NOPM, 0, 0, 383 &adcx140_dapm_mic4p_control), 384 385 /* Input Selection to MIC_PGA */ 386 SND_SOC_DAPM_MUX("MIC1 Analog Mux", SND_SOC_NOPM, 0, 0, 387 &adcx140_dapm_mic1_analog_control), 388 SND_SOC_DAPM_MUX("MIC2 Analog Mux", SND_SOC_NOPM, 0, 0, 389 &adcx140_dapm_mic2_analog_control), 390 SND_SOC_DAPM_MUX("MIC3 Analog Mux", SND_SOC_NOPM, 0, 0, 391 &adcx140_dapm_mic3_analog_control), 392 SND_SOC_DAPM_MUX("MIC4 Analog Mux", SND_SOC_NOPM, 0, 0, 393 &adcx140_dapm_mic4_analog_control), 394 395 SND_SOC_DAPM_MUX("MIC1M Input Mux", SND_SOC_NOPM, 0, 0, 396 &adcx140_dapm_mic1m_control), 397 SND_SOC_DAPM_MUX("MIC2M Input Mux", SND_SOC_NOPM, 0, 0, 398 &adcx140_dapm_mic2m_control), 399 SND_SOC_DAPM_MUX("MIC3M Input Mux", SND_SOC_NOPM, 0, 0, 400 &adcx140_dapm_mic3m_control), 401 SND_SOC_DAPM_MUX("MIC4M Input Mux", SND_SOC_NOPM, 0, 0, 402 &adcx140_dapm_mic4m_control), 403 404 SND_SOC_DAPM_PGA("MIC_GAIN_CTL_CH1", SND_SOC_NOPM, 0, 0, NULL, 0), 405 SND_SOC_DAPM_PGA("MIC_GAIN_CTL_CH2", SND_SOC_NOPM, 0, 0, NULL, 0), 406 SND_SOC_DAPM_PGA("MIC_GAIN_CTL_CH3", SND_SOC_NOPM, 0, 0, NULL, 0), 407 SND_SOC_DAPM_PGA("MIC_GAIN_CTL_CH4", SND_SOC_NOPM, 0, 0, NULL, 0), 408 409 SND_SOC_DAPM_ADC("CH1_ADC", "CH1 Capture", ADCX140_IN_CH_EN, 7, 0), 410 SND_SOC_DAPM_ADC("CH2_ADC", "CH2 Capture", ADCX140_IN_CH_EN, 6, 0), 411 SND_SOC_DAPM_ADC("CH3_ADC", "CH3 Capture", ADCX140_IN_CH_EN, 5, 0), 412 SND_SOC_DAPM_ADC("CH4_ADC", "CH4 Capture", ADCX140_IN_CH_EN, 4, 0), 413 414 SND_SOC_DAPM_ADC("CH1_DIG", "CH1 Capture", ADCX140_IN_CH_EN, 7, 0), 415 SND_SOC_DAPM_ADC("CH2_DIG", "CH2 Capture", ADCX140_IN_CH_EN, 6, 0), 416 SND_SOC_DAPM_ADC("CH3_DIG", "CH3 Capture", ADCX140_IN_CH_EN, 5, 0), 417 SND_SOC_DAPM_ADC("CH4_DIG", "CH4 Capture", ADCX140_IN_CH_EN, 4, 0), 418 SND_SOC_DAPM_ADC("CH5_DIG", "CH5 Capture", ADCX140_IN_CH_EN, 3, 0), 419 SND_SOC_DAPM_ADC("CH6_DIG", "CH6 Capture", ADCX140_IN_CH_EN, 2, 0), 420 SND_SOC_DAPM_ADC("CH7_DIG", "CH7 Capture", ADCX140_IN_CH_EN, 1, 0), 421 SND_SOC_DAPM_ADC("CH8_DIG", "CH8 Capture", ADCX140_IN_CH_EN, 0, 0), 422 423 424 SND_SOC_DAPM_SWITCH("CH1_ASI_EN", SND_SOC_NOPM, 0, 0, 425 &adcx140_dapm_ch1_en_switch), 426 SND_SOC_DAPM_SWITCH("CH2_ASI_EN", SND_SOC_NOPM, 0, 0, 427 &adcx140_dapm_ch2_en_switch), 428 SND_SOC_DAPM_SWITCH("CH3_ASI_EN", SND_SOC_NOPM, 0, 0, 429 &adcx140_dapm_ch3_en_switch), 430 SND_SOC_DAPM_SWITCH("CH4_ASI_EN", SND_SOC_NOPM, 0, 0, 431 &adcx140_dapm_ch4_en_switch), 432 433 SND_SOC_DAPM_SWITCH("CH5_ASI_EN", SND_SOC_NOPM, 0, 0, 434 &adcx140_dapm_ch5_en_switch), 435 SND_SOC_DAPM_SWITCH("CH6_ASI_EN", SND_SOC_NOPM, 0, 0, 436 &adcx140_dapm_ch6_en_switch), 437 SND_SOC_DAPM_SWITCH("CH7_ASI_EN", SND_SOC_NOPM, 0, 0, 438 &adcx140_dapm_ch7_en_switch), 439 SND_SOC_DAPM_SWITCH("CH8_ASI_EN", SND_SOC_NOPM, 0, 0, 440 &adcx140_dapm_ch8_en_switch), 441 442 SND_SOC_DAPM_SWITCH("DRE_ENABLE", SND_SOC_NOPM, 0, 0, 443 &adcx140_dapm_dre_en_switch), 444 445 SND_SOC_DAPM_SWITCH("CH1_DRE_EN", SND_SOC_NOPM, 0, 0, 446 &adcx140_dapm_ch1_dre_en_switch), 447 SND_SOC_DAPM_SWITCH("CH2_DRE_EN", SND_SOC_NOPM, 0, 0, 448 &adcx140_dapm_ch2_dre_en_switch), 449 SND_SOC_DAPM_SWITCH("CH3_DRE_EN", SND_SOC_NOPM, 0, 0, 450 &adcx140_dapm_ch3_dre_en_switch), 451 SND_SOC_DAPM_SWITCH("CH4_DRE_EN", SND_SOC_NOPM, 0, 0, 452 &adcx140_dapm_ch4_dre_en_switch), 453 454 SND_SOC_DAPM_MUX("IN1 Analog Mic Resistor", SND_SOC_NOPM, 0, 0, 455 in1_resistor_controls), 456 SND_SOC_DAPM_MUX("IN2 Analog Mic Resistor", SND_SOC_NOPM, 0, 0, 457 in2_resistor_controls), 458 SND_SOC_DAPM_MUX("IN3 Analog Mic Resistor", SND_SOC_NOPM, 0, 0, 459 in3_resistor_controls), 460 SND_SOC_DAPM_MUX("IN4 Analog Mic Resistor", SND_SOC_NOPM, 0, 0, 461 in4_resistor_controls), 462 463 SND_SOC_DAPM_MUX("PDM Clk Div Select", SND_SOC_NOPM, 0, 0, 464 pdmclk_div_controls), 465 466 SND_SOC_DAPM_MUX("Decimation Filter", SND_SOC_NOPM, 0, 0, 467 decimation_filter_controls), 468}; 469 470static const struct snd_soc_dapm_route adcx140_audio_map[] = { 471 /* Outputs */ 472 {"CH1_OUT", NULL, "Output Mixer"}, 473 {"CH2_OUT", NULL, "Output Mixer"}, 474 {"CH3_OUT", NULL, "Output Mixer"}, 475 {"CH4_OUT", NULL, "Output Mixer"}, 476 477 {"CH1_ASI_EN", "Switch", "CH1_ADC"}, 478 {"CH2_ASI_EN", "Switch", "CH2_ADC"}, 479 {"CH3_ASI_EN", "Switch", "CH3_ADC"}, 480 {"CH4_ASI_EN", "Switch", "CH4_ADC"}, 481 482 {"CH1_ASI_EN", "Switch", "CH1_DIG"}, 483 {"CH2_ASI_EN", "Switch", "CH2_DIG"}, 484 {"CH3_ASI_EN", "Switch", "CH3_DIG"}, 485 {"CH4_ASI_EN", "Switch", "CH4_DIG"}, 486 {"CH5_ASI_EN", "Switch", "CH5_DIG"}, 487 {"CH6_ASI_EN", "Switch", "CH6_DIG"}, 488 {"CH7_ASI_EN", "Switch", "CH7_DIG"}, 489 {"CH8_ASI_EN", "Switch", "CH8_DIG"}, 490 491 {"CH5_ASI_EN", "Switch", "CH5_OUT"}, 492 {"CH6_ASI_EN", "Switch", "CH6_OUT"}, 493 {"CH7_ASI_EN", "Switch", "CH7_OUT"}, 494 {"CH8_ASI_EN", "Switch", "CH8_OUT"}, 495 496 {"Decimation Filter", "Linear Phase", "DRE_ENABLE"}, 497 {"Decimation Filter", "Low Latency", "DRE_ENABLE"}, 498 {"Decimation Filter", "Ultra-low Latency", "DRE_ENABLE"}, 499 500 {"DRE_ENABLE", "Switch", "CH1_DRE_EN"}, 501 {"DRE_ENABLE", "Switch", "CH2_DRE_EN"}, 502 {"DRE_ENABLE", "Switch", "CH3_DRE_EN"}, 503 {"DRE_ENABLE", "Switch", "CH4_DRE_EN"}, 504 505 {"CH1_DRE_EN", "Switch", "CH1_ADC"}, 506 {"CH2_DRE_EN", "Switch", "CH2_ADC"}, 507 {"CH3_DRE_EN", "Switch", "CH3_ADC"}, 508 {"CH4_DRE_EN", "Switch", "CH4_ADC"}, 509 510 /* Mic input */ 511 {"CH1_ADC", NULL, "MIC_GAIN_CTL_CH1"}, 512 {"CH2_ADC", NULL, "MIC_GAIN_CTL_CH2"}, 513 {"CH3_ADC", NULL, "MIC_GAIN_CTL_CH3"}, 514 {"CH4_ADC", NULL, "MIC_GAIN_CTL_CH4"}, 515 516 {"MIC_GAIN_CTL_CH1", NULL, "IN1 Analog Mic Resistor"}, 517 {"MIC_GAIN_CTL_CH1", NULL, "IN1 Analog Mic Resistor"}, 518 {"MIC_GAIN_CTL_CH2", NULL, "IN2 Analog Mic Resistor"}, 519 {"MIC_GAIN_CTL_CH2", NULL, "IN2 Analog Mic Resistor"}, 520 {"MIC_GAIN_CTL_CH3", NULL, "IN3 Analog Mic Resistor"}, 521 {"MIC_GAIN_CTL_CH3", NULL, "IN3 Analog Mic Resistor"}, 522 {"MIC_GAIN_CTL_CH4", NULL, "IN4 Analog Mic Resistor"}, 523 {"MIC_GAIN_CTL_CH4", NULL, "IN4 Analog Mic Resistor"}, 524 525 {"IN1 Analog Mic Resistor", "2.5 kOhm", "MIC1P Input Mux"}, 526 {"IN1 Analog Mic Resistor", "10 kOhm", "MIC1P Input Mux"}, 527 {"IN1 Analog Mic Resistor", "20 kOhm", "MIC1P Input Mux"}, 528 529 {"IN1 Analog Mic Resistor", "2.5 kOhm", "MIC1M Input Mux"}, 530 {"IN1 Analog Mic Resistor", "10 kOhm", "MIC1M Input Mux"}, 531 {"IN1 Analog Mic Resistor", "20 kOhm", "MIC1M Input Mux"}, 532 533 {"IN2 Analog Mic Resistor", "2.5 kOhm", "MIC2P Input Mux"}, 534 {"IN2 Analog Mic Resistor", "10 kOhm", "MIC2P Input Mux"}, 535 {"IN2 Analog Mic Resistor", "20 kOhm", "MIC2P Input Mux"}, 536 537 {"IN2 Analog Mic Resistor", "2.5 kOhm", "MIC2M Input Mux"}, 538 {"IN2 Analog Mic Resistor", "10 kOhm", "MIC2M Input Mux"}, 539 {"IN2 Analog Mic Resistor", "20 kOhm", "MIC2M Input Mux"}, 540 541 {"IN3 Analog Mic Resistor", "2.5 kOhm", "MIC3P Input Mux"}, 542 {"IN3 Analog Mic Resistor", "10 kOhm", "MIC3P Input Mux"}, 543 {"IN3 Analog Mic Resistor", "20 kOhm", "MIC3P Input Mux"}, 544 545 {"IN3 Analog Mic Resistor", "2.5 kOhm", "MIC3M Input Mux"}, 546 {"IN3 Analog Mic Resistor", "10 kOhm", "MIC3M Input Mux"}, 547 {"IN3 Analog Mic Resistor", "20 kOhm", "MIC3M Input Mux"}, 548 549 {"IN4 Analog Mic Resistor", "2.5 kOhm", "MIC4P Input Mux"}, 550 {"IN4 Analog Mic Resistor", "10 kOhm", "MIC4P Input Mux"}, 551 {"IN4 Analog Mic Resistor", "20 kOhm", "MIC4P Input Mux"}, 552 553 {"IN4 Analog Mic Resistor", "2.5 kOhm", "MIC4M Input Mux"}, 554 {"IN4 Analog Mic Resistor", "10 kOhm", "MIC4M Input Mux"}, 555 {"IN4 Analog Mic Resistor", "20 kOhm", "MIC4M Input Mux"}, 556 557 {"PDM Clk Div Select", "2.8224 MHz", "MIC1P Input Mux"}, 558 {"PDM Clk Div Select", "1.4112 MHz", "MIC1P Input Mux"}, 559 {"PDM Clk Div Select", "705.6 kHz", "MIC1P Input Mux"}, 560 {"PDM Clk Div Select", "5.6448 MHz", "MIC1P Input Mux"}, 561 562 {"MIC1P Input Mux", NULL, "CH1_DIG"}, 563 {"MIC1M Input Mux", NULL, "CH2_DIG"}, 564 {"MIC2P Input Mux", NULL, "CH3_DIG"}, 565 {"MIC2M Input Mux", NULL, "CH4_DIG"}, 566 {"MIC3P Input Mux", NULL, "CH5_DIG"}, 567 {"MIC3M Input Mux", NULL, "CH6_DIG"}, 568 {"MIC4P Input Mux", NULL, "CH7_DIG"}, 569 {"MIC4M Input Mux", NULL, "CH8_DIG"}, 570 571 {"MIC1 Analog Mux", "Line In", "MIC1P"}, 572 {"MIC2 Analog Mux", "Line In", "MIC2P"}, 573 {"MIC3 Analog Mux", "Line In", "MIC3P"}, 574 {"MIC4 Analog Mux", "Line In", "MIC4P"}, 575 576 {"MIC1P Input Mux", "Analog", "MIC1P"}, 577 {"MIC1M Input Mux", "Analog", "MIC1M"}, 578 {"MIC2P Input Mux", "Analog", "MIC2P"}, 579 {"MIC2M Input Mux", "Analog", "MIC2M"}, 580 {"MIC3P Input Mux", "Analog", "MIC3P"}, 581 {"MIC3M Input Mux", "Analog", "MIC3M"}, 582 {"MIC4P Input Mux", "Analog", "MIC4P"}, 583 {"MIC4M Input Mux", "Analog", "MIC4M"}, 584 585 {"MIC1P Input Mux", "Digital", "MIC1P"}, 586 {"MIC1M Input Mux", "Digital", "MIC1M"}, 587 {"MIC2P Input Mux", "Digital", "MIC2P"}, 588 {"MIC2M Input Mux", "Digital", "MIC2M"}, 589 {"MIC3P Input Mux", "Digital", "MIC3P"}, 590 {"MIC3M Input Mux", "Digital", "MIC3M"}, 591 {"MIC4P Input Mux", "Digital", "MIC4P"}, 592 {"MIC4M Input Mux", "Digital", "MIC4M"}, 593}; 594 595static const struct snd_kcontrol_new adcx140_snd_controls[] = { 596 SOC_SINGLE_TLV("Analog CH1 Mic Gain Volume", ADCX140_CH1_CFG1, 2, 42, 0, 597 adc_tlv), 598 SOC_SINGLE_TLV("Analog CH2 Mic Gain Volume", ADCX140_CH2_CFG1, 2, 42, 0, 599 adc_tlv), 600 SOC_SINGLE_TLV("Analog CH3 Mic Gain Volume", ADCX140_CH3_CFG1, 2, 42, 0, 601 adc_tlv), 602 SOC_SINGLE_TLV("Analog CH4 Mic Gain Volume", ADCX140_CH4_CFG1, 2, 42, 0, 603 adc_tlv), 604 605 SOC_SINGLE_TLV("DRE Threshold", ADCX140_DRE_CFG0, 4, 9, 0, 606 dre_thresh_tlv), 607 SOC_SINGLE_TLV("DRE Max Gain", ADCX140_DRE_CFG0, 0, 12, 0, 608 dre_gain_tlv), 609 610 SOC_SINGLE_TLV("AGC Threshold", ADCX140_AGC_CFG0, 4, 15, 0, 611 agc_thresh_tlv), 612 SOC_SINGLE_TLV("AGC Max Gain", ADCX140_AGC_CFG0, 0, 13, 0, 613 agc_gain_tlv), 614 615 SOC_SINGLE_TLV("Digital CH1 Out Volume", ADCX140_CH1_CFG2, 616 0, 0xff, 0, dig_vol_tlv), 617 SOC_SINGLE_TLV("Digital CH2 Out Volume", ADCX140_CH2_CFG2, 618 0, 0xff, 0, dig_vol_tlv), 619 SOC_SINGLE_TLV("Digital CH3 Out Volume", ADCX140_CH3_CFG2, 620 0, 0xff, 0, dig_vol_tlv), 621 SOC_SINGLE_TLV("Digital CH4 Out Volume", ADCX140_CH4_CFG2, 622 0, 0xff, 0, dig_vol_tlv), 623 SOC_SINGLE_TLV("Digital CH5 Out Volume", ADCX140_CH5_CFG2, 624 0, 0xff, 0, dig_vol_tlv), 625 SOC_SINGLE_TLV("Digital CH6 Out Volume", ADCX140_CH6_CFG2, 626 0, 0xff, 0, dig_vol_tlv), 627 SOC_SINGLE_TLV("Digital CH7 Out Volume", ADCX140_CH7_CFG2, 628 0, 0xff, 0, dig_vol_tlv), 629 SOC_SINGLE_TLV("Digital CH8 Out Volume", ADCX140_CH8_CFG2, 630 0, 0xff, 0, dig_vol_tlv), 631}; 632 633static int adcx140_reset(struct adcx140_priv *adcx140) 634{ 635 int ret = 0; 636 637 if (adcx140->gpio_reset) { 638 gpiod_direction_output(adcx140->gpio_reset, 0); 639 /* 8.4.1: wait for hw shutdown (25ms) + >= 1ms */ 640 usleep_range(30000, 100000); 641 gpiod_direction_output(adcx140->gpio_reset, 1); 642 } else { 643 ret = regmap_write(adcx140->regmap, ADCX140_SW_RESET, 644 ADCX140_RESET); 645 } 646 647 /* 8.4.2: wait >= 10 ms after entering sleep mode. */ 648 usleep_range(10000, 100000); 649 650 return ret; 651} 652 653static void adcx140_pwr_ctrl(struct adcx140_priv *adcx140, bool power_state) 654{ 655 int pwr_ctrl = 0; 656 657 if (power_state) 658 pwr_ctrl = ADCX140_PWR_CFG_ADC_PDZ | ADCX140_PWR_CFG_PLL_PDZ; 659 660 if (adcx140->micbias_vg && power_state) 661 pwr_ctrl |= ADCX140_PWR_CFG_BIAS_PDZ; 662 663 regmap_update_bits(adcx140->regmap, ADCX140_PWR_CFG, 664 ADCX140_PWR_CTRL_MSK, pwr_ctrl); 665} 666 667static int adcx140_hw_params(struct snd_pcm_substream *substream, 668 struct snd_pcm_hw_params *params, 669 struct snd_soc_dai *dai) 670{ 671 struct snd_soc_component *component = dai->component; 672 struct adcx140_priv *adcx140 = snd_soc_component_get_drvdata(component); 673 u8 data = 0; 674 675 switch (params_width(params)) { 676 case 16: 677 data = ADCX140_16_BIT_WORD; 678 break; 679 case 20: 680 data = ADCX140_20_BIT_WORD; 681 break; 682 case 24: 683 data = ADCX140_24_BIT_WORD; 684 break; 685 case 32: 686 data = ADCX140_32_BIT_WORD; 687 break; 688 default: 689 dev_err(component->dev, "%s: Unsupported width %d\n", 690 __func__, params_width(params)); 691 return -EINVAL; 692 } 693 694 adcx140_pwr_ctrl(adcx140, false); 695 696 snd_soc_component_update_bits(component, ADCX140_ASI_CFG0, 697 ADCX140_WORD_LEN_MSK, data); 698 699 adcx140_pwr_ctrl(adcx140, true); 700 701 return 0; 702} 703 704static int adcx140_set_dai_fmt(struct snd_soc_dai *codec_dai, 705 unsigned int fmt) 706{ 707 struct snd_soc_component *component = codec_dai->component; 708 struct adcx140_priv *adcx140 = snd_soc_component_get_drvdata(component); 709 u8 iface_reg1 = 0; 710 u8 iface_reg2 = 0; 711 int offset = 0; 712 bool inverted_bclk = false; 713 714 /* set master/slave audio interface */ 715 switch (fmt & SND_SOC_DAIFMT_CLOCK_PROVIDER_MASK) { 716 case SND_SOC_DAIFMT_CBP_CFP: 717 iface_reg2 |= ADCX140_BCLK_FSYNC_MASTER; 718 break; 719 case SND_SOC_DAIFMT_CBC_CFC: 720 break; 721 default: 722 dev_err(component->dev, "Invalid DAI clock provider\n"); 723 return -EINVAL; 724 } 725 726 /* interface format */ 727 switch (fmt & SND_SOC_DAIFMT_FORMAT_MASK) { 728 case SND_SOC_DAIFMT_I2S: 729 iface_reg1 |= ADCX140_I2S_MODE_BIT; 730 break; 731 case SND_SOC_DAIFMT_LEFT_J: 732 iface_reg1 |= ADCX140_LEFT_JUST_BIT; 733 break; 734 case SND_SOC_DAIFMT_DSP_A: 735 offset = 1; 736 inverted_bclk = true; 737 break; 738 case SND_SOC_DAIFMT_DSP_B: 739 inverted_bclk = true; 740 break; 741 default: 742 dev_err(component->dev, "Invalid DAI interface format\n"); 743 return -EINVAL; 744 } 745 746 /* signal polarity */ 747 switch (fmt & SND_SOC_DAIFMT_INV_MASK) { 748 case SND_SOC_DAIFMT_IB_NF: 749 case SND_SOC_DAIFMT_IB_IF: 750 inverted_bclk = !inverted_bclk; 751 break; 752 case SND_SOC_DAIFMT_NB_IF: 753 iface_reg1 |= ADCX140_FSYNCINV_BIT; 754 break; 755 case SND_SOC_DAIFMT_NB_NF: 756 break; 757 default: 758 dev_err(component->dev, "Invalid DAI clock signal polarity\n"); 759 return -EINVAL; 760 } 761 762 if (inverted_bclk) 763 iface_reg1 |= ADCX140_BCLKINV_BIT; 764 765 adcx140->dai_fmt = fmt & SND_SOC_DAIFMT_FORMAT_MASK; 766 767 adcx140_pwr_ctrl(adcx140, false); 768 769 snd_soc_component_update_bits(component, ADCX140_ASI_CFG0, 770 ADCX140_FSYNCINV_BIT | 771 ADCX140_BCLKINV_BIT | 772 ADCX140_ASI_FORMAT_MSK, 773 iface_reg1); 774 snd_soc_component_update_bits(component, ADCX140_MST_CFG0, 775 ADCX140_BCLK_FSYNC_MASTER, iface_reg2); 776 777 /* Configure data offset */ 778 snd_soc_component_update_bits(component, ADCX140_ASI_CFG1, 779 ADCX140_TX_OFFSET_MASK, offset); 780 781 adcx140_pwr_ctrl(adcx140, true); 782 783 return 0; 784} 785 786static int adcx140_set_dai_tdm_slot(struct snd_soc_dai *codec_dai, 787 unsigned int tx_mask, unsigned int rx_mask, 788 int slots, int slot_width) 789{ 790 struct snd_soc_component *component = codec_dai->component; 791 struct adcx140_priv *adcx140 = snd_soc_component_get_drvdata(component); 792 793 /* 794 * The chip itself supports arbitrary masks, but the driver currently 795 * only supports adjacent slots beginning at the first slot. 796 */ 797 if (tx_mask != GENMASK(__fls(tx_mask), 0)) { 798 dev_err(component->dev, "Only lower adjacent slots are supported\n"); 799 return -EINVAL; 800 } 801 802 switch (slot_width) { 803 case 16: 804 case 20: 805 case 24: 806 case 32: 807 break; 808 default: 809 dev_err(component->dev, "Unsupported slot width %d\n", slot_width); 810 return -EINVAL; 811 } 812 813 adcx140->slot_width = slot_width; 814 815 return 0; 816} 817 818static const struct snd_soc_dai_ops adcx140_dai_ops = { 819 .hw_params = adcx140_hw_params, 820 .set_fmt = adcx140_set_dai_fmt, 821 .set_tdm_slot = adcx140_set_dai_tdm_slot, 822}; 823 824static int adcx140_configure_gpo(struct adcx140_priv *adcx140) 825{ 826 u32 gpo_outputs[ADCX140_NUM_GPOS]; 827 u32 gpo_output_val = 0; 828 int ret; 829 int i; 830 831 for (i = 0; i < ADCX140_NUM_GPOS; i++) { 832 ret = device_property_read_u32_array(adcx140->dev, 833 gpo_config_names[i], 834 gpo_outputs, 835 ADCX140_NUM_GPO_CFGS); 836 if (ret) 837 continue; 838 839 if (gpo_outputs[0] > ADCX140_GPO_CFG_MAX) { 840 dev_err(adcx140->dev, "GPO%d config out of range\n", i + 1); 841 return -EINVAL; 842 } 843 844 if (gpo_outputs[1] > ADCX140_GPO_DRV_MAX) { 845 dev_err(adcx140->dev, "GPO%d drive out of range\n", i + 1); 846 return -EINVAL; 847 } 848 849 gpo_output_val = gpo_outputs[0] << ADCX140_GPO_SHIFT | 850 gpo_outputs[1]; 851 ret = regmap_write(adcx140->regmap, ADCX140_GPO_CFG0 + i, 852 gpo_output_val); 853 if (ret) 854 return ret; 855 } 856 857 return 0; 858 859} 860 861static int adcx140_configure_gpio(struct adcx140_priv *adcx140) 862{ 863 int gpio_count = 0; 864 u32 gpio_outputs[ADCX140_NUM_GPIO_CFGS]; 865 u32 gpio_output_val = 0; 866 int ret; 867 868 gpio_count = device_property_count_u32(adcx140->dev, 869 "ti,gpio-config"); 870 if (gpio_count == 0) 871 return 0; 872 873 if (gpio_count != ADCX140_NUM_GPIO_CFGS) 874 return -EINVAL; 875 876 ret = device_property_read_u32_array(adcx140->dev, "ti,gpio-config", 877 gpio_outputs, gpio_count); 878 if (ret) 879 return ret; 880 881 if (gpio_outputs[0] > ADCX140_GPIO_CFG_MAX) { 882 dev_err(adcx140->dev, "GPIO config out of range\n"); 883 return -EINVAL; 884 } 885 886 if (gpio_outputs[1] > ADCX140_GPIO_DRV_MAX) { 887 dev_err(adcx140->dev, "GPIO drive out of range\n"); 888 return -EINVAL; 889 } 890 891 gpio_output_val = gpio_outputs[0] << ADCX140_GPIO_SHIFT 892 | gpio_outputs[1]; 893 894 return regmap_write(adcx140->regmap, ADCX140_GPIO_CFG0, gpio_output_val); 895} 896 897static int adcx140_codec_probe(struct snd_soc_component *component) 898{ 899 struct adcx140_priv *adcx140 = snd_soc_component_get_drvdata(component); 900 int sleep_cfg_val = ADCX140_WAKE_DEV; 901 u32 bias_source; 902 u32 vref_source; 903 u8 bias_cfg; 904 int pdm_count; 905 u32 pdm_edges[ADCX140_NUM_PDM_EDGES]; 906 u32 pdm_edge_val = 0; 907 int gpi_count; 908 u32 gpi_inputs[ADCX140_NUM_GPI_PINS]; 909 u32 gpi_input_val = 0; 910 int i; 911 int ret; 912 bool tx_high_z; 913 914 ret = device_property_read_u32(adcx140->dev, "ti,mic-bias-source", 915 &bias_source); 916 if (ret || bias_source > ADCX140_MIC_BIAS_VAL_AVDD) { 917 bias_source = ADCX140_MIC_BIAS_VAL_VREF; 918 adcx140->micbias_vg = false; 919 } else { 920 adcx140->micbias_vg = true; 921 } 922 923 ret = device_property_read_u32(adcx140->dev, "ti,vref-source", 924 &vref_source); 925 if (ret) 926 vref_source = ADCX140_MIC_BIAS_VREF_275V; 927 928 if (vref_source > ADCX140_MIC_BIAS_VREF_1375V) { 929 dev_err(adcx140->dev, "Mic Bias source value is invalid\n"); 930 return -EINVAL; 931 } 932 933 bias_cfg = bias_source << ADCX140_MIC_BIAS_SHIFT | vref_source; 934 935 ret = adcx140_reset(adcx140); 936 if (ret) 937 goto out; 938 939 if (adcx140->supply_areg == NULL) 940 sleep_cfg_val |= ADCX140_AREG_INTERNAL; 941 942 ret = regmap_write(adcx140->regmap, ADCX140_SLEEP_CFG, sleep_cfg_val); 943 if (ret) { 944 dev_err(adcx140->dev, "setting sleep config failed %d\n", ret); 945 goto out; 946 } 947 948 /* 8.4.3: Wait >= 1ms after entering active mode. */ 949 usleep_range(1000, 100000); 950 951 pdm_count = device_property_count_u32(adcx140->dev, 952 "ti,pdm-edge-select"); 953 if (pdm_count <= ADCX140_NUM_PDM_EDGES && pdm_count > 0) { 954 ret = device_property_read_u32_array(adcx140->dev, 955 "ti,pdm-edge-select", 956 pdm_edges, pdm_count); 957 if (ret) 958 return ret; 959 960 for (i = 0; i < pdm_count; i++) 961 pdm_edge_val |= pdm_edges[i] << (ADCX140_PDM_EDGE_SHIFT - i); 962 963 ret = regmap_write(adcx140->regmap, ADCX140_PDM_CFG, 964 pdm_edge_val); 965 if (ret) 966 return ret; 967 } 968 969 gpi_count = device_property_count_u32(adcx140->dev, "ti,gpi-config"); 970 if (gpi_count <= ADCX140_NUM_GPI_PINS && gpi_count > 0) { 971 ret = device_property_read_u32_array(adcx140->dev, 972 "ti,gpi-config", 973 gpi_inputs, gpi_count); 974 if (ret) 975 return ret; 976 977 gpi_input_val = gpi_inputs[ADCX140_GPI1_INDEX] << ADCX140_GPI_SHIFT | 978 gpi_inputs[ADCX140_GPI2_INDEX]; 979 980 ret = regmap_write(adcx140->regmap, ADCX140_GPI_CFG0, 981 gpi_input_val); 982 if (ret) 983 return ret; 984 985 gpi_input_val = gpi_inputs[ADCX140_GPI3_INDEX] << ADCX140_GPI_SHIFT | 986 gpi_inputs[ADCX140_GPI4_INDEX]; 987 988 ret = regmap_write(adcx140->regmap, ADCX140_GPI_CFG1, 989 gpi_input_val); 990 if (ret) 991 return ret; 992 } 993 994 ret = adcx140_configure_gpio(adcx140); 995 if (ret) 996 return ret; 997 998 ret = adcx140_configure_gpo(adcx140); 999 if (ret) 1000 goto out; 1001 1002 ret = regmap_update_bits(adcx140->regmap, ADCX140_BIAS_CFG, 1003 ADCX140_MIC_BIAS_VAL_MSK | 1004 ADCX140_MIC_BIAS_VREF_MSK, bias_cfg); 1005 if (ret) 1006 dev_err(adcx140->dev, "setting MIC bias failed %d\n", ret); 1007 1008 tx_high_z = device_property_read_bool(adcx140->dev, "ti,asi-tx-drive"); 1009 if (tx_high_z) { 1010 ret = regmap_update_bits(adcx140->regmap, ADCX140_ASI_CFG0, 1011 ADCX140_TX_FILL, ADCX140_TX_FILL); 1012 if (ret) { 1013 dev_err(adcx140->dev, "Setting Tx drive failed %d\n", ret); 1014 goto out; 1015 } 1016 } 1017 1018 adcx140_pwr_ctrl(adcx140, true); 1019out: 1020 return ret; 1021} 1022 1023static int adcx140_set_bias_level(struct snd_soc_component *component, 1024 enum snd_soc_bias_level level) 1025{ 1026 struct adcx140_priv *adcx140 = snd_soc_component_get_drvdata(component); 1027 1028 switch (level) { 1029 case SND_SOC_BIAS_ON: 1030 case SND_SOC_BIAS_PREPARE: 1031 case SND_SOC_BIAS_STANDBY: 1032 adcx140_pwr_ctrl(adcx140, true); 1033 break; 1034 case SND_SOC_BIAS_OFF: 1035 adcx140_pwr_ctrl(adcx140, false); 1036 break; 1037 } 1038 1039 return 0; 1040} 1041 1042static const struct snd_soc_component_driver soc_codec_driver_adcx140 = { 1043 .probe = adcx140_codec_probe, 1044 .set_bias_level = adcx140_set_bias_level, 1045 .controls = adcx140_snd_controls, 1046 .num_controls = ARRAY_SIZE(adcx140_snd_controls), 1047 .dapm_widgets = adcx140_dapm_widgets, 1048 .num_dapm_widgets = ARRAY_SIZE(adcx140_dapm_widgets), 1049 .dapm_routes = adcx140_audio_map, 1050 .num_dapm_routes = ARRAY_SIZE(adcx140_audio_map), 1051 .suspend_bias_off = 1, 1052 .idle_bias_on = 0, 1053 .use_pmdown_time = 1, 1054 .endianness = 1, 1055}; 1056 1057static struct snd_soc_dai_driver adcx140_dai_driver[] = { 1058 { 1059 .name = "tlv320adcx140-codec", 1060 .capture = { 1061 .stream_name = "Capture", 1062 .channels_min = 2, 1063 .channels_max = ADCX140_MAX_CHANNELS, 1064 .rates = ADCX140_RATES, 1065 .formats = ADCX140_FORMATS, 1066 }, 1067 .ops = &adcx140_dai_ops, 1068 .symmetric_rate = 1, 1069 } 1070}; 1071 1072#ifdef CONFIG_OF 1073static const struct of_device_id tlv320adcx140_of_match[] = { 1074 { .compatible = "ti,tlv320adc3140" }, 1075 { .compatible = "ti,tlv320adc5140" }, 1076 { .compatible = "ti,tlv320adc6140" }, 1077 {}, 1078}; 1079MODULE_DEVICE_TABLE(of, tlv320adcx140_of_match); 1080#endif 1081 1082static void adcx140_disable_regulator(void *arg) 1083{ 1084 struct adcx140_priv *adcx140 = arg; 1085 1086 regulator_disable(adcx140->supply_areg); 1087} 1088 1089static int adcx140_i2c_probe(struct i2c_client *i2c) 1090{ 1091 struct adcx140_priv *adcx140; 1092 int ret; 1093 1094 adcx140 = devm_kzalloc(&i2c->dev, sizeof(*adcx140), GFP_KERNEL); 1095 if (!adcx140) 1096 return -ENOMEM; 1097 1098 adcx140->dev = &i2c->dev; 1099 1100 adcx140->gpio_reset = devm_gpiod_get_optional(adcx140->dev, 1101 "reset", GPIOD_OUT_LOW); 1102 if (IS_ERR(adcx140->gpio_reset)) 1103 dev_info(&i2c->dev, "Reset GPIO not defined\n"); 1104 1105 adcx140->supply_areg = devm_regulator_get_optional(adcx140->dev, 1106 "areg"); 1107 if (IS_ERR(adcx140->supply_areg)) { 1108 if (PTR_ERR(adcx140->supply_areg) == -EPROBE_DEFER) 1109 return -EPROBE_DEFER; 1110 1111 adcx140->supply_areg = NULL; 1112 } else { 1113 ret = regulator_enable(adcx140->supply_areg); 1114 if (ret) { 1115 dev_err(adcx140->dev, "Failed to enable areg\n"); 1116 return ret; 1117 } 1118 1119 ret = devm_add_action_or_reset(&i2c->dev, adcx140_disable_regulator, adcx140); 1120 if (ret) 1121 return ret; 1122 } 1123 1124 adcx140->regmap = devm_regmap_init_i2c(i2c, &adcx140_i2c_regmap); 1125 if (IS_ERR(adcx140->regmap)) { 1126 ret = PTR_ERR(adcx140->regmap); 1127 dev_err(&i2c->dev, "Failed to allocate register map: %d\n", 1128 ret); 1129 return ret; 1130 } 1131 1132 i2c_set_clientdata(i2c, adcx140); 1133 1134 return devm_snd_soc_register_component(&i2c->dev, 1135 &soc_codec_driver_adcx140, 1136 adcx140_dai_driver, 1); 1137} 1138 1139static const struct i2c_device_id adcx140_i2c_id[] = { 1140 { "tlv320adc3140", 0 }, 1141 { "tlv320adc5140", 1 }, 1142 { "tlv320adc6140", 2 }, 1143 {} 1144}; 1145MODULE_DEVICE_TABLE(i2c, adcx140_i2c_id); 1146 1147static struct i2c_driver adcx140_i2c_driver = { 1148 .driver = { 1149 .name = "tlv320adcx140-codec", 1150 .of_match_table = of_match_ptr(tlv320adcx140_of_match), 1151 }, 1152 .probe_new = adcx140_i2c_probe, 1153 .id_table = adcx140_i2c_id, 1154}; 1155module_i2c_driver(adcx140_i2c_driver); 1156 1157MODULE_AUTHOR("Dan Murphy <dmurphy@ti.com>"); 1158MODULE_DESCRIPTION("ASoC TLV320ADCX140 CODEC Driver"); 1159MODULE_LICENSE("GPL v2");