Linux kernel mirror (for testing)
git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
tjh.dev
kernel
os
linux
1/* SPDX-License-Identifier: GPL-2.0 */
2/*
3 * Copyright (c) 2018-2020, The Linux Foundation. All rights reserved.
4 *
5 */
6#ifndef _MHI_H_
7#define _MHI_H_
8
9#include <linux/device.h>
10#include <linux/dma-direction.h>
11#include <linux/mutex.h>
12#include <linux/rwlock_types.h>
13#include <linux/skbuff.h>
14#include <linux/slab.h>
15#include <linux/spinlock_types.h>
16#include <linux/wait.h>
17#include <linux/workqueue.h>
18
19struct mhi_chan;
20struct mhi_event;
21struct mhi_ctxt;
22struct mhi_cmd;
23struct mhi_buf_info;
24
25/**
26 * enum mhi_callback - MHI callback
27 * @MHI_CB_IDLE: MHI entered idle state
28 * @MHI_CB_PENDING_DATA: New data available for client to process
29 * @MHI_CB_LPM_ENTER: MHI host entered low power mode
30 * @MHI_CB_LPM_EXIT: MHI host about to exit low power mode
31 * @MHI_CB_EE_RDDM: MHI device entered RDDM exec env
32 * @MHI_CB_EE_MISSION_MODE: MHI device entered Mission Mode exec env
33 * @MHI_CB_SYS_ERROR: MHI device entered error state (may recover)
34 * @MHI_CB_FATAL_ERROR: MHI device entered fatal error state
35 * @MHI_CB_BW_REQ: Received a bandwidth switch request from device
36 */
37enum mhi_callback {
38 MHI_CB_IDLE,
39 MHI_CB_PENDING_DATA,
40 MHI_CB_LPM_ENTER,
41 MHI_CB_LPM_EXIT,
42 MHI_CB_EE_RDDM,
43 MHI_CB_EE_MISSION_MODE,
44 MHI_CB_SYS_ERROR,
45 MHI_CB_FATAL_ERROR,
46 MHI_CB_BW_REQ,
47};
48
49/**
50 * enum mhi_flags - Transfer flags
51 * @MHI_EOB: End of buffer for bulk transfer
52 * @MHI_EOT: End of transfer
53 * @MHI_CHAIN: Linked transfer
54 */
55enum mhi_flags {
56 MHI_EOB = BIT(0),
57 MHI_EOT = BIT(1),
58 MHI_CHAIN = BIT(2),
59};
60
61/**
62 * enum mhi_device_type - Device types
63 * @MHI_DEVICE_XFER: Handles data transfer
64 * @MHI_DEVICE_CONTROLLER: Control device
65 */
66enum mhi_device_type {
67 MHI_DEVICE_XFER,
68 MHI_DEVICE_CONTROLLER,
69};
70
71/**
72 * enum mhi_ch_type - Channel types
73 * @MHI_CH_TYPE_INVALID: Invalid channel type
74 * @MHI_CH_TYPE_OUTBOUND: Outbound channel to the device
75 * @MHI_CH_TYPE_INBOUND: Inbound channel from the device
76 * @MHI_CH_TYPE_INBOUND_COALESCED: Coalesced channel for the device to combine
77 * multiple packets and send them as a single
78 * large packet to reduce CPU consumption
79 */
80enum mhi_ch_type {
81 MHI_CH_TYPE_INVALID = 0,
82 MHI_CH_TYPE_OUTBOUND = DMA_TO_DEVICE,
83 MHI_CH_TYPE_INBOUND = DMA_FROM_DEVICE,
84 MHI_CH_TYPE_INBOUND_COALESCED = 3,
85};
86
87/**
88 * struct image_info - Firmware and RDDM table table
89 * @mhi_buf - Buffer for firmware and RDDM table
90 * @entries - # of entries in table
91 */
92struct image_info {
93 struct mhi_buf *mhi_buf;
94 struct bhi_vec_entry *bhi_vec;
95 u32 entries;
96};
97
98/**
99 * struct mhi_link_info - BW requirement
100 * target_link_speed - Link speed as defined by TLS bits in LinkControl reg
101 * target_link_width - Link width as defined by NLW bits in LinkStatus reg
102 */
103struct mhi_link_info {
104 unsigned int target_link_speed;
105 unsigned int target_link_width;
106};
107
108/**
109 * enum mhi_ee_type - Execution environment types
110 * @MHI_EE_PBL: Primary Bootloader
111 * @MHI_EE_SBL: Secondary Bootloader
112 * @MHI_EE_AMSS: Modem, aka the primary runtime EE
113 * @MHI_EE_RDDM: Ram dump download mode
114 * @MHI_EE_WFW: WLAN firmware mode
115 * @MHI_EE_PTHRU: Passthrough
116 * @MHI_EE_EDL: Embedded downloader
117 */
118enum mhi_ee_type {
119 MHI_EE_PBL,
120 MHI_EE_SBL,
121 MHI_EE_AMSS,
122 MHI_EE_RDDM,
123 MHI_EE_WFW,
124 MHI_EE_PTHRU,
125 MHI_EE_EDL,
126 MHI_EE_MAX_SUPPORTED = MHI_EE_EDL,
127 MHI_EE_DISABLE_TRANSITION, /* local EE, not related to mhi spec */
128 MHI_EE_NOT_SUPPORTED,
129 MHI_EE_MAX,
130};
131
132/**
133 * enum mhi_state - MHI states
134 * @MHI_STATE_RESET: Reset state
135 * @MHI_STATE_READY: Ready state
136 * @MHI_STATE_M0: M0 state
137 * @MHI_STATE_M1: M1 state
138 * @MHI_STATE_M2: M2 state
139 * @MHI_STATE_M3: M3 state
140 * @MHI_STATE_M3_FAST: M3 Fast state
141 * @MHI_STATE_BHI: BHI state
142 * @MHI_STATE_SYS_ERR: System Error state
143 */
144enum mhi_state {
145 MHI_STATE_RESET = 0x0,
146 MHI_STATE_READY = 0x1,
147 MHI_STATE_M0 = 0x2,
148 MHI_STATE_M1 = 0x3,
149 MHI_STATE_M2 = 0x4,
150 MHI_STATE_M3 = 0x5,
151 MHI_STATE_M3_FAST = 0x6,
152 MHI_STATE_BHI = 0x7,
153 MHI_STATE_SYS_ERR = 0xFF,
154 MHI_STATE_MAX,
155};
156
157/**
158 * enum mhi_ch_ee_mask - Execution environment mask for channel
159 * @MHI_CH_EE_PBL: Allow channel to be used in PBL EE
160 * @MHI_CH_EE_SBL: Allow channel to be used in SBL EE
161 * @MHI_CH_EE_AMSS: Allow channel to be used in AMSS EE
162 * @MHI_CH_EE_RDDM: Allow channel to be used in RDDM EE
163 * @MHI_CH_EE_PTHRU: Allow channel to be used in PTHRU EE
164 * @MHI_CH_EE_WFW: Allow channel to be used in WFW EE
165 * @MHI_CH_EE_EDL: Allow channel to be used in EDL EE
166 */
167enum mhi_ch_ee_mask {
168 MHI_CH_EE_PBL = BIT(MHI_EE_PBL),
169 MHI_CH_EE_SBL = BIT(MHI_EE_SBL),
170 MHI_CH_EE_AMSS = BIT(MHI_EE_AMSS),
171 MHI_CH_EE_RDDM = BIT(MHI_EE_RDDM),
172 MHI_CH_EE_PTHRU = BIT(MHI_EE_PTHRU),
173 MHI_CH_EE_WFW = BIT(MHI_EE_WFW),
174 MHI_CH_EE_EDL = BIT(MHI_EE_EDL),
175};
176
177/**
178 * enum mhi_er_data_type - Event ring data types
179 * @MHI_ER_DATA: Only client data over this ring
180 * @MHI_ER_CTRL: MHI control data and client data
181 */
182enum mhi_er_data_type {
183 MHI_ER_DATA,
184 MHI_ER_CTRL,
185};
186
187/**
188 * enum mhi_db_brst_mode - Doorbell mode
189 * @MHI_DB_BRST_DISABLE: Burst mode disable
190 * @MHI_DB_BRST_ENABLE: Burst mode enable
191 */
192enum mhi_db_brst_mode {
193 MHI_DB_BRST_DISABLE = 0x2,
194 MHI_DB_BRST_ENABLE = 0x3,
195};
196
197/**
198 * struct mhi_channel_config - Channel configuration structure for controller
199 * @name: The name of this channel
200 * @num: The number assigned to this channel
201 * @num_elements: The number of elements that can be queued to this channel
202 * @local_elements: The local ring length of the channel
203 * @event_ring: The event rung index that services this channel
204 * @dir: Direction that data may flow on this channel
205 * @type: Channel type
206 * @ee_mask: Execution Environment mask for this channel
207 * @pollcfg: Polling configuration for burst mode. 0 is default. milliseconds
208 for UL channels, multiple of 8 ring elements for DL channels
209 * @doorbell: Doorbell mode
210 * @lpm_notify: The channel master requires low power mode notifications
211 * @offload_channel: The client manages the channel completely
212 * @doorbell_mode_switch: Channel switches to doorbell mode on M0 transition
213 * @auto_queue: Framework will automatically queue buffers for DL traffic
214 * @auto_start: Automatically start (open) this channel
215 * @wake-capable: Channel capable of waking up the system
216 */
217struct mhi_channel_config {
218 char *name;
219 u32 num;
220 u32 num_elements;
221 u32 local_elements;
222 u32 event_ring;
223 enum dma_data_direction dir;
224 enum mhi_ch_type type;
225 u32 ee_mask;
226 u32 pollcfg;
227 enum mhi_db_brst_mode doorbell;
228 bool lpm_notify;
229 bool offload_channel;
230 bool doorbell_mode_switch;
231 bool auto_queue;
232 bool auto_start;
233 bool wake_capable;
234};
235
236/**
237 * struct mhi_event_config - Event ring configuration structure for controller
238 * @num_elements: The number of elements that can be queued to this ring
239 * @irq_moderation_ms: Delay irq for additional events to be aggregated
240 * @irq: IRQ associated with this ring
241 * @channel: Dedicated channel number. U32_MAX indicates a non-dedicated ring
242 * @priority: Priority of this ring. Use 1 for now
243 * @mode: Doorbell mode
244 * @data_type: Type of data this ring will process
245 * @hardware_event: This ring is associated with hardware channels
246 * @client_managed: This ring is client managed
247 * @offload_channel: This ring is associated with an offloaded channel
248 */
249struct mhi_event_config {
250 u32 num_elements;
251 u32 irq_moderation_ms;
252 u32 irq;
253 u32 channel;
254 u32 priority;
255 enum mhi_db_brst_mode mode;
256 enum mhi_er_data_type data_type;
257 bool hardware_event;
258 bool client_managed;
259 bool offload_channel;
260};
261
262/**
263 * struct mhi_controller_config - Root MHI controller configuration
264 * @max_channels: Maximum number of channels supported
265 * @timeout_ms: Timeout value for operations. 0 means use default
266 * @buf_len: Size of automatically allocated buffers. 0 means use default
267 * @num_channels: Number of channels defined in @ch_cfg
268 * @ch_cfg: Array of defined channels
269 * @num_events: Number of event rings defined in @event_cfg
270 * @event_cfg: Array of defined event rings
271 * @use_bounce_buf: Use a bounce buffer pool due to limited DDR access
272 * @m2_no_db: Host is not allowed to ring DB in M2 state
273 */
274struct mhi_controller_config {
275 u32 max_channels;
276 u32 timeout_ms;
277 u32 buf_len;
278 u32 num_channels;
279 struct mhi_channel_config *ch_cfg;
280 u32 num_events;
281 struct mhi_event_config *event_cfg;
282 bool use_bounce_buf;
283 bool m2_no_db;
284};
285
286/**
287 * struct mhi_controller - Master MHI controller structure
288 * @cntrl_dev: Pointer to the struct device of physical bus acting as the MHI
289 * controller (required)
290 * @mhi_dev: MHI device instance for the controller
291 * @regs: Base address of MHI MMIO register space (required)
292 * @bhi: Points to base of MHI BHI register space
293 * @bhie: Points to base of MHI BHIe register space
294 * @wake_db: MHI WAKE doorbell register address
295 * @iova_start: IOMMU starting address for data (required)
296 * @iova_stop: IOMMU stop address for data (required)
297 * @fw_image: Firmware image name for normal booting (required)
298 * @edl_image: Firmware image name for emergency download mode (optional)
299 * @rddm_size: RAM dump size that host should allocate for debugging purpose
300 * @sbl_size: SBL image size downloaded through BHIe (optional)
301 * @seg_len: BHIe vector size (optional)
302 * @fbc_image: Points to firmware image buffer
303 * @rddm_image: Points to RAM dump buffer
304 * @mhi_chan: Points to the channel configuration table
305 * @lpm_chans: List of channels that require LPM notifications
306 * @irq: base irq # to request (required)
307 * @max_chan: Maximum number of channels the controller supports
308 * @total_ev_rings: Total # of event rings allocated
309 * @hw_ev_rings: Number of hardware event rings
310 * @sw_ev_rings: Number of software event rings
311 * @nr_irqs_req: Number of IRQs required to operate (optional)
312 * @nr_irqs: Number of IRQ allocated by bus master (required)
313 * @family_number: MHI controller family number
314 * @device_number: MHI controller device number
315 * @major_version: MHI controller major revision number
316 * @minor_version: MHI controller minor revision number
317 * @mhi_event: MHI event ring configurations table
318 * @mhi_cmd: MHI command ring configurations table
319 * @mhi_ctxt: MHI device context, shared memory between host and device
320 * @pm_mutex: Mutex for suspend/resume operation
321 * @pm_lock: Lock for protecting MHI power management state
322 * @timeout_ms: Timeout in ms for state transitions
323 * @pm_state: MHI power management state
324 * @db_access: DB access states
325 * @ee: MHI device execution environment
326 * @dev_state: MHI device state
327 * @dev_wake: Device wakeup count
328 * @pending_pkts: Pending packets for the controller
329 * @transition_list: List of MHI state transitions
330 * @transition_lock: Lock for protecting MHI state transition list
331 * @wlock: Lock for protecting device wakeup
332 * @mhi_link_info: Device bandwidth info
333 * @st_worker: State transition worker
334 * @fw_worker: Firmware download worker
335 * @syserr_worker: System error worker
336 * @state_event: State change event
337 * @status_cb: CB function to notify power states of the device (required)
338 * @wake_get: CB function to assert device wake (optional)
339 * @wake_put: CB function to de-assert device wake (optional)
340 * @wake_toggle: CB function to assert and de-assert device wake (optional)
341 * @runtime_get: CB function to controller runtime resume (required)
342 * @runtime_put: CB function to decrement pm usage (required)
343 * @map_single: CB function to create TRE buffer
344 * @unmap_single: CB function to destroy TRE buffer
345 * @read_reg: Read a MHI register via the physical link (required)
346 * @write_reg: Write a MHI register via the physical link (required)
347 * @buffer_len: Bounce buffer length
348 * @bounce_buf: Use of bounce buffer
349 * @fbc_download: MHI host needs to do complete image transfer (optional)
350 * @pre_init: MHI host needs to do pre-initialization before power up
351 * @wake_set: Device wakeup set flag
352 *
353 * Fields marked as (required) need to be populated by the controller driver
354 * before calling mhi_register_controller(). For the fields marked as (optional)
355 * they can be populated depending on the usecase.
356 *
357 * The following fields are present for the purpose of implementing any device
358 * specific quirks or customizations for specific MHI revisions used in device
359 * by the controller drivers. The MHI stack will just populate these fields
360 * during mhi_register_controller():
361 * family_number
362 * device_number
363 * major_version
364 * minor_version
365 */
366struct mhi_controller {
367 struct device *cntrl_dev;
368 struct mhi_device *mhi_dev;
369 void __iomem *regs;
370 void __iomem *bhi;
371 void __iomem *bhie;
372 void __iomem *wake_db;
373
374 dma_addr_t iova_start;
375 dma_addr_t iova_stop;
376 const char *fw_image;
377 const char *edl_image;
378 size_t rddm_size;
379 size_t sbl_size;
380 size_t seg_len;
381 struct image_info *fbc_image;
382 struct image_info *rddm_image;
383 struct mhi_chan *mhi_chan;
384 struct list_head lpm_chans;
385 int *irq;
386 u32 max_chan;
387 u32 total_ev_rings;
388 u32 hw_ev_rings;
389 u32 sw_ev_rings;
390 u32 nr_irqs_req;
391 u32 nr_irqs;
392 u32 family_number;
393 u32 device_number;
394 u32 major_version;
395 u32 minor_version;
396
397 struct mhi_event *mhi_event;
398 struct mhi_cmd *mhi_cmd;
399 struct mhi_ctxt *mhi_ctxt;
400
401 struct mutex pm_mutex;
402 rwlock_t pm_lock;
403 u32 timeout_ms;
404 u32 pm_state;
405 u32 db_access;
406 enum mhi_ee_type ee;
407 enum mhi_state dev_state;
408 atomic_t dev_wake;
409 atomic_t pending_pkts;
410 struct list_head transition_list;
411 spinlock_t transition_lock;
412 spinlock_t wlock;
413 struct mhi_link_info mhi_link_info;
414 struct work_struct st_worker;
415 struct work_struct fw_worker;
416 struct work_struct syserr_worker;
417 wait_queue_head_t state_event;
418
419 void (*status_cb)(struct mhi_controller *mhi_cntrl,
420 enum mhi_callback cb);
421 void (*wake_get)(struct mhi_controller *mhi_cntrl, bool override);
422 void (*wake_put)(struct mhi_controller *mhi_cntrl, bool override);
423 void (*wake_toggle)(struct mhi_controller *mhi_cntrl);
424 int (*runtime_get)(struct mhi_controller *mhi_cntrl);
425 void (*runtime_put)(struct mhi_controller *mhi_cntrl);
426 int (*map_single)(struct mhi_controller *mhi_cntrl,
427 struct mhi_buf_info *buf);
428 void (*unmap_single)(struct mhi_controller *mhi_cntrl,
429 struct mhi_buf_info *buf);
430 int (*read_reg)(struct mhi_controller *mhi_cntrl, void __iomem *addr,
431 u32 *out);
432 void (*write_reg)(struct mhi_controller *mhi_cntrl, void __iomem *addr,
433 u32 val);
434
435 size_t buffer_len;
436 bool bounce_buf;
437 bool fbc_download;
438 bool pre_init;
439 bool wake_set;
440};
441
442/**
443 * struct mhi_device - Structure representing a MHI device which binds
444 * to channels
445 * @id: Pointer to MHI device ID struct
446 * @chan_name: Name of the channel to which the device binds
447 * @mhi_cntrl: Controller the device belongs to
448 * @ul_chan: UL channel for the device
449 * @dl_chan: DL channel for the device
450 * @dev: Driver model device node for the MHI device
451 * @dev_type: MHI device type
452 * @ul_chan_id: MHI channel id for UL transfer
453 * @dl_chan_id: MHI channel id for DL transfer
454 * @dev_wake: Device wakeup counter
455 */
456struct mhi_device {
457 const struct mhi_device_id *id;
458 const char *chan_name;
459 struct mhi_controller *mhi_cntrl;
460 struct mhi_chan *ul_chan;
461 struct mhi_chan *dl_chan;
462 struct device dev;
463 enum mhi_device_type dev_type;
464 int ul_chan_id;
465 int dl_chan_id;
466 u32 dev_wake;
467};
468
469/**
470 * struct mhi_result - Completed buffer information
471 * @buf_addr: Address of data buffer
472 * @bytes_xferd: # of bytes transferred
473 * @dir: Channel direction
474 * @transaction_status: Status of last transaction
475 */
476struct mhi_result {
477 void *buf_addr;
478 size_t bytes_xferd;
479 enum dma_data_direction dir;
480 int transaction_status;
481};
482
483/**
484 * struct mhi_buf - MHI Buffer description
485 * @buf: Virtual address of the buffer
486 * @name: Buffer label. For offload channel, configurations name must be:
487 * ECA - Event context array data
488 * CCA - Channel context array data
489 * @dma_addr: IOMMU address of the buffer
490 * @len: # of bytes
491 */
492struct mhi_buf {
493 void *buf;
494 const char *name;
495 dma_addr_t dma_addr;
496 size_t len;
497};
498
499/**
500 * struct mhi_driver - Structure representing a MHI client driver
501 * @probe: CB function for client driver probe function
502 * @remove: CB function for client driver remove function
503 * @ul_xfer_cb: CB function for UL data transfer
504 * @dl_xfer_cb: CB function for DL data transfer
505 * @status_cb: CB functions for asynchronous status
506 * @driver: Device driver model driver
507 */
508struct mhi_driver {
509 const struct mhi_device_id *id_table;
510 int (*probe)(struct mhi_device *mhi_dev,
511 const struct mhi_device_id *id);
512 void (*remove)(struct mhi_device *mhi_dev);
513 void (*ul_xfer_cb)(struct mhi_device *mhi_dev,
514 struct mhi_result *result);
515 void (*dl_xfer_cb)(struct mhi_device *mhi_dev,
516 struct mhi_result *result);
517 void (*status_cb)(struct mhi_device *mhi_dev, enum mhi_callback mhi_cb);
518 struct device_driver driver;
519};
520
521#define to_mhi_driver(drv) container_of(drv, struct mhi_driver, driver)
522#define to_mhi_device(dev) container_of(dev, struct mhi_device, dev)
523
524/**
525 * mhi_register_controller - Register MHI controller
526 * @mhi_cntrl: MHI controller to register
527 * @config: Configuration to use for the controller
528 */
529int mhi_register_controller(struct mhi_controller *mhi_cntrl,
530 struct mhi_controller_config *config);
531
532/**
533 * mhi_unregister_controller - Unregister MHI controller
534 * @mhi_cntrl: MHI controller to unregister
535 */
536void mhi_unregister_controller(struct mhi_controller *mhi_cntrl);
537
538/*
539 * module_mhi_driver() - Helper macro for drivers that don't do
540 * anything special other than using default mhi_driver_register() and
541 * mhi_driver_unregister(). This eliminates a lot of boilerplate.
542 * Each module may only use this macro once.
543 */
544#define module_mhi_driver(mhi_drv) \
545 module_driver(mhi_drv, mhi_driver_register, \
546 mhi_driver_unregister)
547
548/*
549 * Macro to avoid include chaining to get THIS_MODULE
550 */
551#define mhi_driver_register(mhi_drv) \
552 __mhi_driver_register(mhi_drv, THIS_MODULE)
553
554/**
555 * __mhi_driver_register - Register driver with MHI framework
556 * @mhi_drv: Driver associated with the device
557 * @owner: The module owner
558 */
559int __mhi_driver_register(struct mhi_driver *mhi_drv, struct module *owner);
560
561/**
562 * mhi_driver_unregister - Unregister a driver for mhi_devices
563 * @mhi_drv: Driver associated with the device
564 */
565void mhi_driver_unregister(struct mhi_driver *mhi_drv);
566
567/**
568 * mhi_set_mhi_state - Set MHI device state
569 * @mhi_cntrl: MHI controller
570 * @state: State to set
571 */
572void mhi_set_mhi_state(struct mhi_controller *mhi_cntrl,
573 enum mhi_state state);
574
575/**
576 * mhi_prepare_for_power_up - Do pre-initialization before power up.
577 * This is optional, call this before power up if
578 * the controller does not want bus framework to
579 * automatically free any allocated memory during
580 * shutdown process.
581 * @mhi_cntrl: MHI controller
582 */
583int mhi_prepare_for_power_up(struct mhi_controller *mhi_cntrl);
584
585/**
586 * mhi_async_power_up - Start MHI power up sequence
587 * @mhi_cntrl: MHI controller
588 */
589int mhi_async_power_up(struct mhi_controller *mhi_cntrl);
590
591/**
592 * mhi_sync_power_up - Start MHI power up sequence and wait till the device
593 * device enters valid EE state
594 * @mhi_cntrl: MHI controller
595 */
596int mhi_sync_power_up(struct mhi_controller *mhi_cntrl);
597
598/**
599 * mhi_power_down - Start MHI power down sequence
600 * @mhi_cntrl: MHI controller
601 * @graceful: Link is still accessible, so do a graceful shutdown process
602 */
603void mhi_power_down(struct mhi_controller *mhi_cntrl, bool graceful);
604
605/**
606 * mhi_unprepare_after_power_down - Free any allocated memory after power down
607 * @mhi_cntrl: MHI controller
608 */
609void mhi_unprepare_after_power_down(struct mhi_controller *mhi_cntrl);
610
611/**
612 * mhi_download_rddm_img - Download ramdump image from device for
613 * debugging purpose.
614 * @mhi_cntrl: MHI controller
615 * @in_panic: Download rddm image during kernel panic
616 */
617int mhi_download_rddm_img(struct mhi_controller *mhi_cntrl, bool in_panic);
618
619/**
620 * mhi_force_rddm_mode - Force device into rddm mode
621 * @mhi_cntrl: MHI controller
622 */
623int mhi_force_rddm_mode(struct mhi_controller *mhi_cntrl);
624
625/**
626 * mhi_get_mhi_state - Get MHI state of the device
627 * @mhi_cntrl: MHI controller
628 */
629enum mhi_state mhi_get_mhi_state(struct mhi_controller *mhi_cntrl);
630
631/**
632 * mhi_device_get - Disable device low power mode
633 * @mhi_dev: Device associated with the channel
634 */
635void mhi_device_get(struct mhi_device *mhi_dev);
636
637/**
638 * mhi_device_get_sync - Disable device low power mode. Synchronously
639 * take the controller out of suspended state
640 * @mhi_dev: Device associated with the channel
641 */
642int mhi_device_get_sync(struct mhi_device *mhi_dev);
643
644/**
645 * mhi_device_put - Re-enable device low power mode
646 * @mhi_dev: Device associated with the channel
647 */
648void mhi_device_put(struct mhi_device *mhi_dev);
649
650/**
651 * mhi_prepare_for_transfer - Setup channel for data transfer
652 * @mhi_dev: Device associated with the channels
653 */
654int mhi_prepare_for_transfer(struct mhi_device *mhi_dev);
655
656/**
657 * mhi_unprepare_from_transfer - Unprepare the channels
658 * @mhi_dev: Device associated with the channels
659 */
660void mhi_unprepare_from_transfer(struct mhi_device *mhi_dev);
661
662/**
663 * mhi_poll - Poll for any available data in DL direction
664 * @mhi_dev: Device associated with the channels
665 * @budget: # of events to process
666 */
667int mhi_poll(struct mhi_device *mhi_dev, u32 budget);
668
669/**
670 * mhi_queue_dma - Send or receive DMA mapped buffers from client device
671 * over MHI channel
672 * @mhi_dev: Device associated with the channels
673 * @dir: DMA direction for the channel
674 * @mhi_buf: Buffer for holding the DMA mapped data
675 * @len: Buffer length
676 * @mflags: MHI transfer flags used for the transfer
677 */
678int mhi_queue_dma(struct mhi_device *mhi_dev, enum dma_data_direction dir,
679 struct mhi_buf *mhi_buf, size_t len, enum mhi_flags mflags);
680
681/**
682 * mhi_queue_buf - Send or receive raw buffers from client device over MHI
683 * channel
684 * @mhi_dev: Device associated with the channels
685 * @dir: DMA direction for the channel
686 * @buf: Buffer for holding the data
687 * @len: Buffer length
688 * @mflags: MHI transfer flags used for the transfer
689 */
690int mhi_queue_buf(struct mhi_device *mhi_dev, enum dma_data_direction dir,
691 void *buf, size_t len, enum mhi_flags mflags);
692
693/**
694 * mhi_queue_skb - Send or receive SKBs from client device over MHI channel
695 * @mhi_dev: Device associated with the channels
696 * @dir: DMA direction for the channel
697 * @skb: Buffer for holding SKBs
698 * @len: Buffer length
699 * @mflags: MHI transfer flags used for the transfer
700 */
701int mhi_queue_skb(struct mhi_device *mhi_dev, enum dma_data_direction dir,
702 struct sk_buff *skb, size_t len, enum mhi_flags mflags);
703
704#endif /* _MHI_H_ */