tjh.dev
Linux kernel mirror (for testing)
git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
kernel
os
linux
1/* SPDX-License-Identifier: (GPL-2.0 OR BSD-3-Clause) */
2/* Copyright(c) 2015-17 Intel Corporation. */
3
4#ifndef __SDW_INTEL_H
5#define __SDW_INTEL_H
6
7#include <linux/irqreturn.h>
8#include <linux/soundwire/sdw.h>
9
10/**
11 * struct sdw_intel_stream_params_data: configuration passed during
12 * the @params_stream callback, e.g. for interaction with DSP
13 * firmware.
14 */
15struct sdw_intel_stream_params_data {
16 struct snd_pcm_substream *substream;
17 struct snd_soc_dai *dai;
18 struct snd_pcm_hw_params *hw_params;
19 int link_id;
20 int alh_stream_id;
21};
22
23/**
24 * struct sdw_intel_stream_free_data: configuration passed during
25 * the @free_stream callback, e.g. for interaction with DSP
26 * firmware.
27 */
28struct sdw_intel_stream_free_data {
29 struct snd_pcm_substream *substream;
30 struct snd_soc_dai *dai;
31 int link_id;
32};
33
34/**
35 * struct sdw_intel_ops: Intel audio driver callback ops
36 *
37 */
38struct sdw_intel_ops {
39 int (*params_stream)(struct device *dev,
40 struct sdw_intel_stream_params_data *params_data);
41 int (*free_stream)(struct device *dev,
42 struct sdw_intel_stream_free_data *free_data);
43};
44
45/**
46 * struct sdw_intel_acpi_info - Soundwire Intel information found in ACPI tables
47 * @handle: ACPI controller handle
48 * @count: link count found with "sdw-master-count" property
49 * @link_mask: bit-wise mask listing links enabled by BIOS menu
50 *
51 * this structure could be expanded to e.g. provide all the _ADR
52 * information in case the link_mask is not sufficient to identify
53 * platform capabilities.
54 */
55struct sdw_intel_acpi_info {
56 acpi_handle handle;
57 int count;
58 u32 link_mask;
59};
60
61struct sdw_intel_link_res;
62
63/* Intel clock-stop/pm_runtime quirk definitions */
64
65/*
66 * Force the clock to remain on during pm_runtime suspend. This might
67 * be needed if Slave devices do not have an alternate clock source or
68 * if the latency requirements are very strict.
69 */
70#define SDW_INTEL_CLK_STOP_NOT_ALLOWED BIT(0)
71
72/*
73 * Stop the bus during pm_runtime suspend. If set, a complete bus
74 * reset and re-enumeration will be performed when the bus
75 * restarts. This mode shall not be used if Slave devices can generate
76 * in-band wakes.
77 */
78#define SDW_INTEL_CLK_STOP_TEARDOWN BIT(1)
79
80/*
81 * Stop the bus during pm_suspend if Slaves are not wake capable
82 * (e.g. speaker amplifiers). The clock-stop mode is typically
83 * slightly higher power than when the IP is completely powered-off.
84 */
85#define SDW_INTEL_CLK_STOP_WAKE_CAPABLE_ONLY BIT(2)
86
87/*
88 * Require a bus reset (and complete re-enumeration) when exiting
89 * clock stop modes. This may be needed if the controller power was
90 * turned off and all context lost. This quirk shall not be used if a
91 * Slave device needs to remain enumerated and keep its context,
92 * e.g. to provide the reasons for the wake, report acoustic events or
93 * pass a history buffer.
94 */
95#define SDW_INTEL_CLK_STOP_BUS_RESET BIT(3)
96
97struct sdw_intel_slave_id {
98 int link_id;
99 struct sdw_slave_id id;
100};
101
102/**
103 * struct sdw_intel_ctx - context allocated by the controller
104 * driver probe
105 * @count: link count
106 * @mmio_base: mmio base of SoundWire registers, only used to check
107 * hardware capabilities after all power dependencies are settled.
108 * @link_mask: bit-wise mask listing SoundWire links reported by the
109 * Controller
110 * @num_slaves: total number of devices exposed across all enabled links
111 * @handle: ACPI parent handle
112 * @links: information for each link (controller-specific and kept
113 * opaque here)
114 * @ids: array of slave_id, representing Slaves exposed across all enabled
115 * links
116 * @link_list: list to handle interrupts across all links
117 * @shim_lock: mutex to handle concurrent rmw access to shared SHIM registers.
118 */
119struct sdw_intel_ctx {
120 int count;
121 void __iomem *mmio_base;
122 u32 link_mask;
123 int num_slaves;
124 acpi_handle handle;
125 struct sdw_intel_link_res *links;
126 struct sdw_intel_slave_id *ids;
127 struct list_head link_list;
128 struct mutex shim_lock; /* lock for access to shared SHIM registers */
129};
130
131/**
132 * struct sdw_intel_res - Soundwire Intel global resource structure,
133 * typically populated by the DSP driver
134 *
135 * @count: link count
136 * @mmio_base: mmio base of SoundWire registers
137 * @irq: interrupt number
138 * @handle: ACPI parent handle
139 * @parent: parent device
140 * @ops: callback ops
141 * @dev: device implementing hwparams and free callbacks
142 * @link_mask: bit-wise mask listing links selected by the DSP driver
143 * This mask may be a subset of the one reported by the controller since
144 * machine-specific quirks are handled in the DSP driver.
145 * @clock_stop_quirks: mask array of possible behaviors requested by the
146 * DSP driver. The quirks are common for all links for now.
147 */
148struct sdw_intel_res {
149 int count;
150 void __iomem *mmio_base;
151 int irq;
152 acpi_handle handle;
153 struct device *parent;
154 const struct sdw_intel_ops *ops;
155 struct device *dev;
156 u32 link_mask;
157 u32 clock_stop_quirks;
158};
159
160/*
161 * On Intel platforms, the SoundWire IP has dependencies on power
162 * rails shared with the DSP, and the initialization steps are split
163 * in three. First an ACPI scan to check what the firmware describes
164 * in DSDT tables, then an allocation step (with no hardware
165 * configuration but with all the relevant devices created) and last
166 * the actual hardware configuration. The final stage is a global
167 * interrupt enable which is controlled by the DSP driver. Splitting
168 * these phases helps simplify the boot flow and make early decisions
169 * on e.g. which machine driver to select (I2S mode, HDaudio or
170 * SoundWire).
171 */
172int sdw_intel_acpi_scan(acpi_handle *parent_handle,
173 struct sdw_intel_acpi_info *info);
174
175void sdw_intel_process_wakeen_event(struct sdw_intel_ctx *ctx);
176
177struct sdw_intel_ctx *
178sdw_intel_probe(struct sdw_intel_res *res);
179
180int sdw_intel_startup(struct sdw_intel_ctx *ctx);
181
182void sdw_intel_exit(struct sdw_intel_ctx *ctx);
183
184void sdw_intel_enable_irq(void __iomem *mmio_base, bool enable);
185
186irqreturn_t sdw_intel_thread(int irq, void *dev_id);
187
188#endif