Linux kernel mirror (for testing)
git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
tjh.dev
kernel
os
linux
1/* SPDX-License-Identifier: GPL-2.0-only */
2/* Copyright (c) 2010-2015, 2018-2019 The Linux Foundation. All rights reserved.
3 * Copyright (C) 2015 Linaro Ltd.
4 */
5#ifndef __QCOM_SCM_H
6#define __QCOM_SCM_H
7
8#include <linux/err.h>
9#include <linux/types.h>
10#include <linux/cpumask.h>
11
12#define QCOM_SCM_VERSION(major, minor) (((major) << 16) | ((minor) & 0xFF))
13#define QCOM_SCM_CPU_PWR_DOWN_L2_ON 0x0
14#define QCOM_SCM_CPU_PWR_DOWN_L2_OFF 0x1
15#define QCOM_SCM_HDCP_MAX_REQ_CNT 5
16
17struct qcom_scm_hdcp_req {
18 u32 addr;
19 u32 val;
20};
21
22struct qcom_scm_vmperm {
23 int vmid;
24 int perm;
25};
26
27enum qcom_scm_ocmem_client {
28 QCOM_SCM_OCMEM_UNUSED_ID = 0x0,
29 QCOM_SCM_OCMEM_GRAPHICS_ID,
30 QCOM_SCM_OCMEM_VIDEO_ID,
31 QCOM_SCM_OCMEM_LP_AUDIO_ID,
32 QCOM_SCM_OCMEM_SENSORS_ID,
33 QCOM_SCM_OCMEM_OTHER_OS_ID,
34 QCOM_SCM_OCMEM_DEBUG_ID,
35};
36
37enum qcom_scm_sec_dev_id {
38 QCOM_SCM_MDSS_DEV_ID = 1,
39 QCOM_SCM_OCMEM_DEV_ID = 5,
40 QCOM_SCM_PCIE0_DEV_ID = 11,
41 QCOM_SCM_PCIE1_DEV_ID = 12,
42 QCOM_SCM_GFX_DEV_ID = 18,
43 QCOM_SCM_UFS_DEV_ID = 19,
44 QCOM_SCM_ICE_DEV_ID = 20,
45};
46
47#define QCOM_SCM_VMID_HLOS 0x3
48#define QCOM_SCM_VMID_MSS_MSA 0xF
49#define QCOM_SCM_VMID_WLAN 0x18
50#define QCOM_SCM_VMID_WLAN_CE 0x19
51#define QCOM_SCM_PERM_READ 0x4
52#define QCOM_SCM_PERM_WRITE 0x2
53#define QCOM_SCM_PERM_EXEC 0x1
54#define QCOM_SCM_PERM_RW (QCOM_SCM_PERM_READ | QCOM_SCM_PERM_WRITE)
55#define QCOM_SCM_PERM_RWX (QCOM_SCM_PERM_RW | QCOM_SCM_PERM_EXEC)
56
57#if IS_ENABLED(CONFIG_QCOM_SCM)
58extern bool qcom_scm_is_available(void);
59
60extern int qcom_scm_set_cold_boot_addr(void *entry, const cpumask_t *cpus);
61extern int qcom_scm_set_warm_boot_addr(void *entry, const cpumask_t *cpus);
62extern void qcom_scm_cpu_power_down(u32 flags);
63extern int qcom_scm_set_remote_state(u32 state, u32 id);
64
65extern int qcom_scm_pas_init_image(u32 peripheral, const void *metadata,
66 size_t size);
67extern int qcom_scm_pas_mem_setup(u32 peripheral, phys_addr_t addr,
68 phys_addr_t size);
69extern int qcom_scm_pas_auth_and_reset(u32 peripheral);
70extern int qcom_scm_pas_shutdown(u32 peripheral);
71extern bool qcom_scm_pas_supported(u32 peripheral);
72
73extern int qcom_scm_io_readl(phys_addr_t addr, unsigned int *val);
74extern int qcom_scm_io_writel(phys_addr_t addr, unsigned int val);
75
76extern bool qcom_scm_restore_sec_cfg_available(void);
77extern int qcom_scm_restore_sec_cfg(u32 device_id, u32 spare);
78extern int qcom_scm_iommu_secure_ptbl_size(u32 spare, size_t *size);
79extern int qcom_scm_iommu_secure_ptbl_init(u64 addr, u32 size, u32 spare);
80extern int qcom_scm_assign_mem(phys_addr_t mem_addr, size_t mem_sz,
81 unsigned int *src,
82 const struct qcom_scm_vmperm *newvm,
83 unsigned int dest_cnt);
84
85extern bool qcom_scm_ocmem_lock_available(void);
86extern int qcom_scm_ocmem_lock(enum qcom_scm_ocmem_client id, u32 offset,
87 u32 size, u32 mode);
88extern int qcom_scm_ocmem_unlock(enum qcom_scm_ocmem_client id, u32 offset,
89 u32 size);
90
91extern bool qcom_scm_hdcp_available(void);
92extern int qcom_scm_hdcp_req(struct qcom_scm_hdcp_req *req, u32 req_cnt,
93 u32 *resp);
94
95extern int qcom_scm_qsmmu500_wait_safe_toggle(bool en);
96#else
97
98#include <linux/errno.h>
99
100static inline bool qcom_scm_is_available(void) { return false; }
101
102static inline int qcom_scm_set_cold_boot_addr(void *entry,
103 const cpumask_t *cpus) { return -ENODEV; }
104static inline int qcom_scm_set_warm_boot_addr(void *entry,
105 const cpumask_t *cpus) { return -ENODEV; }
106static inline void qcom_scm_cpu_power_down(u32 flags) {}
107static inline u32 qcom_scm_set_remote_state(u32 state,u32 id)
108 { return -ENODEV; }
109
110static inline int qcom_scm_pas_init_image(u32 peripheral, const void *metadata,
111 size_t size) { return -ENODEV; }
112static inline int qcom_scm_pas_mem_setup(u32 peripheral, phys_addr_t addr,
113 phys_addr_t size) { return -ENODEV; }
114static inline int qcom_scm_pas_auth_and_reset(u32 peripheral)
115 { return -ENODEV; }
116static inline int qcom_scm_pas_shutdown(u32 peripheral) { return -ENODEV; }
117static inline bool qcom_scm_pas_supported(u32 peripheral) { return false; }
118
119static inline int qcom_scm_io_readl(phys_addr_t addr, unsigned int *val)
120 { return -ENODEV; }
121static inline int qcom_scm_io_writel(phys_addr_t addr, unsigned int val)
122 { return -ENODEV; }
123
124static inline bool qcom_scm_restore_sec_cfg_available(void) { return false; }
125static inline int qcom_scm_restore_sec_cfg(u32 device_id, u32 spare)
126 { return -ENODEV; }
127static inline int qcom_scm_iommu_secure_ptbl_size(u32 spare, size_t *size)
128 { return -ENODEV; }
129static inline int qcom_scm_iommu_secure_ptbl_init(u64 addr, u32 size, u32 spare)
130 { return -ENODEV; }
131static inline int qcom_scm_assign_mem(phys_addr_t mem_addr, size_t mem_sz,
132 unsigned int *src, const struct qcom_scm_vmperm *newvm,
133 unsigned int dest_cnt) { return -ENODEV; }
134
135static inline bool qcom_scm_ocmem_lock_available(void) { return false; }
136static inline int qcom_scm_ocmem_lock(enum qcom_scm_ocmem_client id, u32 offset,
137 u32 size, u32 mode) { return -ENODEV; }
138static inline int qcom_scm_ocmem_unlock(enum qcom_scm_ocmem_client id,
139 u32 offset, u32 size) { return -ENODEV; }
140
141static inline bool qcom_scm_hdcp_available(void) { return false; }
142static inline int qcom_scm_hdcp_req(struct qcom_scm_hdcp_req *req, u32 req_cnt,
143 u32 *resp) { return -ENODEV; }
144
145static inline int qcom_scm_qsmmu500_wait_safe_toggle(bool en)
146 { return -ENODEV; }
147#endif
148#endif