tjh.dev
Linux kernel mirror (for testing)
git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
kernel
os
linux
1* Freescale IMX8MN IOMUX Controller
2
3Please refer to fsl,imx-pinctrl.txt and pinctrl-bindings.txt in this directory
4for common binding part and usage.
5
6Required properties:
7- compatible: "fsl,imx8mn-iomuxc"
8- reg: should contain the base physical address and size of the iomuxc
9 registers.
10
11Required properties in sub-nodes:
12- fsl,pins: each entry consists of 6 integers and represents the mux and config
13 setting for one pin. The first 5 integers <mux_reg conf_reg input_reg mux_val
14 input_val> are specified using a PIN_FUNC_ID macro, which can be found in
15 <arch/arm64/boot/dts/freescale/imx8mn-pinfunc.h>. The last integer CONFIG is
16 the pad setting value like pull-up on this pin. Please refer to i.MX8M Nano
17 Reference Manual for detailed CONFIG settings.
18
19Examples:
20
21&uart1 {
22 pinctrl-names = "default";
23 pinctrl-0 = <&pinctrl_uart1>;
24};
25
26iomuxc: pinctrl@30330000 {
27 compatible = "fsl,imx8mn-iomuxc";
28 reg = <0x0 0x30330000 0x0 0x10000>;
29
30 pinctrl_uart1: uart1grp {
31 fsl,pins = <
32 MX8MN_IOMUXC_UART1_RXD_UART1_DCE_RX 0x140
33 MX8MN_IOMUXC_UART1_TXD_UART1_DCE_TX 0x140
34 MX8MN_IOMUXC_UART3_RXD_UART1_DCE_CTS_B 0x140
35 MX8MN_IOMUXC_UART3_TXD_UART1_DCE_RTS_B 0x140
36 MX8MN_IOMUXC_SD1_DATA4_GPIO2_IO6 0x19
37 >;
38 };
39};