Linux kernel mirror (for testing)
git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
tjh.dev
kernel
os
linux
1/*
2 * Copyright (c) 2013-2015, Mellanox Technologies. All rights reserved.
3 *
4 * This software is available to you under a choice of one of two
5 * licenses. You may choose to be licensed under the terms of the GNU
6 * General Public License (GPL) Version 2, available from the file
7 * COPYING in the main directory of this source tree, or the
8 * OpenIB.org BSD license below:
9 *
10 * Redistribution and use in source and binary forms, with or
11 * without modification, are permitted provided that the following
12 * conditions are met:
13 *
14 * - Redistributions of source code must retain the above
15 * copyright notice, this list of conditions and the following
16 * disclaimer.
17 *
18 * - Redistributions in binary form must reproduce the above
19 * copyright notice, this list of conditions and the following
20 * disclaimer in the documentation and/or other materials
21 * provided with the distribution.
22 *
23 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
24 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
25 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
26 * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
27 * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
28 * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
29 * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
30 * SOFTWARE.
31 */
32
33#ifndef MLX5_DEVICE_H
34#define MLX5_DEVICE_H
35
36#include <linux/types.h>
37#include <rdma/ib_verbs.h>
38#include <linux/mlx5/mlx5_ifc.h>
39
40#if defined(__LITTLE_ENDIAN)
41#define MLX5_SET_HOST_ENDIANNESS 0
42#elif defined(__BIG_ENDIAN)
43#define MLX5_SET_HOST_ENDIANNESS 0x80
44#else
45#error Host endianness not defined
46#endif
47
48/* helper macros */
49#define __mlx5_nullp(typ) ((struct mlx5_ifc_##typ##_bits *)0)
50#define __mlx5_bit_sz(typ, fld) sizeof(__mlx5_nullp(typ)->fld)
51#define __mlx5_bit_off(typ, fld) (offsetof(struct mlx5_ifc_##typ##_bits, fld))
52#define __mlx5_16_off(typ, fld) (__mlx5_bit_off(typ, fld) / 16)
53#define __mlx5_dw_off(typ, fld) (__mlx5_bit_off(typ, fld) / 32)
54#define __mlx5_64_off(typ, fld) (__mlx5_bit_off(typ, fld) / 64)
55#define __mlx5_16_bit_off(typ, fld) (16 - __mlx5_bit_sz(typ, fld) - (__mlx5_bit_off(typ, fld) & 0xf))
56#define __mlx5_dw_bit_off(typ, fld) (32 - __mlx5_bit_sz(typ, fld) - (__mlx5_bit_off(typ, fld) & 0x1f))
57#define __mlx5_mask(typ, fld) ((u32)((1ull << __mlx5_bit_sz(typ, fld)) - 1))
58#define __mlx5_dw_mask(typ, fld) (__mlx5_mask(typ, fld) << __mlx5_dw_bit_off(typ, fld))
59#define __mlx5_mask16(typ, fld) ((u16)((1ull << __mlx5_bit_sz(typ, fld)) - 1))
60#define __mlx5_16_mask(typ, fld) (__mlx5_mask16(typ, fld) << __mlx5_16_bit_off(typ, fld))
61#define __mlx5_st_sz_bits(typ) sizeof(struct mlx5_ifc_##typ##_bits)
62
63#define MLX5_FLD_SZ_BYTES(typ, fld) (__mlx5_bit_sz(typ, fld) / 8)
64#define MLX5_ST_SZ_BYTES(typ) (sizeof(struct mlx5_ifc_##typ##_bits) / 8)
65#define MLX5_ST_SZ_DW(typ) (sizeof(struct mlx5_ifc_##typ##_bits) / 32)
66#define MLX5_ST_SZ_QW(typ) (sizeof(struct mlx5_ifc_##typ##_bits) / 64)
67#define MLX5_UN_SZ_BYTES(typ) (sizeof(union mlx5_ifc_##typ##_bits) / 8)
68#define MLX5_UN_SZ_DW(typ) (sizeof(union mlx5_ifc_##typ##_bits) / 32)
69#define MLX5_BYTE_OFF(typ, fld) (__mlx5_bit_off(typ, fld) / 8)
70#define MLX5_ADDR_OF(typ, p, fld) ((void *)((uint8_t *)(p) + MLX5_BYTE_OFF(typ, fld)))
71
72/* insert a value to a struct */
73#define MLX5_SET(typ, p, fld, v) do { \
74 u32 _v = v; \
75 BUILD_BUG_ON(__mlx5_st_sz_bits(typ) % 32); \
76 *((__be32 *)(p) + __mlx5_dw_off(typ, fld)) = \
77 cpu_to_be32((be32_to_cpu(*((__be32 *)(p) + __mlx5_dw_off(typ, fld))) & \
78 (~__mlx5_dw_mask(typ, fld))) | (((_v) & __mlx5_mask(typ, fld)) \
79 << __mlx5_dw_bit_off(typ, fld))); \
80} while (0)
81
82#define MLX5_ARRAY_SET(typ, p, fld, idx, v) do { \
83 BUILD_BUG_ON(__mlx5_bit_off(typ, fld) % 32); \
84 MLX5_SET(typ, p, fld[idx], v); \
85} while (0)
86
87#define MLX5_SET_TO_ONES(typ, p, fld) do { \
88 BUILD_BUG_ON(__mlx5_st_sz_bits(typ) % 32); \
89 *((__be32 *)(p) + __mlx5_dw_off(typ, fld)) = \
90 cpu_to_be32((be32_to_cpu(*((__be32 *)(p) + __mlx5_dw_off(typ, fld))) & \
91 (~__mlx5_dw_mask(typ, fld))) | ((__mlx5_mask(typ, fld)) \
92 << __mlx5_dw_bit_off(typ, fld))); \
93} while (0)
94
95#define MLX5_GET(typ, p, fld) ((be32_to_cpu(*((__be32 *)(p) +\
96__mlx5_dw_off(typ, fld))) >> __mlx5_dw_bit_off(typ, fld)) & \
97__mlx5_mask(typ, fld))
98
99#define MLX5_GET_PR(typ, p, fld) ({ \
100 u32 ___t = MLX5_GET(typ, p, fld); \
101 pr_debug(#fld " = 0x%x\n", ___t); \
102 ___t; \
103})
104
105#define __MLX5_SET64(typ, p, fld, v) do { \
106 BUILD_BUG_ON(__mlx5_bit_sz(typ, fld) != 64); \
107 *((__be64 *)(p) + __mlx5_64_off(typ, fld)) = cpu_to_be64(v); \
108} while (0)
109
110#define MLX5_SET64(typ, p, fld, v) do { \
111 BUILD_BUG_ON(__mlx5_bit_off(typ, fld) % 64); \
112 __MLX5_SET64(typ, p, fld, v); \
113} while (0)
114
115#define MLX5_ARRAY_SET64(typ, p, fld, idx, v) do { \
116 BUILD_BUG_ON(__mlx5_bit_off(typ, fld) % 64); \
117 __MLX5_SET64(typ, p, fld[idx], v); \
118} while (0)
119
120#define MLX5_GET64(typ, p, fld) be64_to_cpu(*((__be64 *)(p) + __mlx5_64_off(typ, fld)))
121
122#define MLX5_GET64_PR(typ, p, fld) ({ \
123 u64 ___t = MLX5_GET64(typ, p, fld); \
124 pr_debug(#fld " = 0x%llx\n", ___t); \
125 ___t; \
126})
127
128#define MLX5_GET16(typ, p, fld) ((be16_to_cpu(*((__be16 *)(p) +\
129__mlx5_16_off(typ, fld))) >> __mlx5_16_bit_off(typ, fld)) & \
130__mlx5_mask16(typ, fld))
131
132#define MLX5_SET16(typ, p, fld, v) do { \
133 u16 _v = v; \
134 BUILD_BUG_ON(__mlx5_st_sz_bits(typ) % 16); \
135 *((__be16 *)(p) + __mlx5_16_off(typ, fld)) = \
136 cpu_to_be16((be16_to_cpu(*((__be16 *)(p) + __mlx5_16_off(typ, fld))) & \
137 (~__mlx5_16_mask(typ, fld))) | (((_v) & __mlx5_mask16(typ, fld)) \
138 << __mlx5_16_bit_off(typ, fld))); \
139} while (0)
140
141/* Big endian getters */
142#define MLX5_GET64_BE(typ, p, fld) (*((__be64 *)(p) +\
143 __mlx5_64_off(typ, fld)))
144
145#define MLX5_GET_BE(type_t, typ, p, fld) ({ \
146 type_t tmp; \
147 switch (sizeof(tmp)) { \
148 case sizeof(u8): \
149 tmp = (__force type_t)MLX5_GET(typ, p, fld); \
150 break; \
151 case sizeof(u16): \
152 tmp = (__force type_t)cpu_to_be16(MLX5_GET(typ, p, fld)); \
153 break; \
154 case sizeof(u32): \
155 tmp = (__force type_t)cpu_to_be32(MLX5_GET(typ, p, fld)); \
156 break; \
157 case sizeof(u64): \
158 tmp = (__force type_t)MLX5_GET64_BE(typ, p, fld); \
159 break; \
160 } \
161 tmp; \
162 })
163
164enum mlx5_inline_modes {
165 MLX5_INLINE_MODE_NONE,
166 MLX5_INLINE_MODE_L2,
167 MLX5_INLINE_MODE_IP,
168 MLX5_INLINE_MODE_TCP_UDP,
169};
170
171enum {
172 MLX5_MAX_COMMANDS = 32,
173 MLX5_CMD_DATA_BLOCK_SIZE = 512,
174 MLX5_PCI_CMD_XPORT = 7,
175 MLX5_MKEY_BSF_OCTO_SIZE = 4,
176 MLX5_MAX_PSVS = 4,
177};
178
179enum {
180 MLX5_EXTENDED_UD_AV = 0x80000000,
181};
182
183enum {
184 MLX5_CQ_STATE_ARMED = 9,
185 MLX5_CQ_STATE_ALWAYS_ARMED = 0xb,
186 MLX5_CQ_STATE_FIRED = 0xa,
187};
188
189enum {
190 MLX5_STAT_RATE_OFFSET = 5,
191};
192
193enum {
194 MLX5_INLINE_SEG = 0x80000000,
195};
196
197enum {
198 MLX5_HW_START_PADDING = MLX5_INLINE_SEG,
199};
200
201enum {
202 MLX5_MIN_PKEY_TABLE_SIZE = 128,
203 MLX5_MAX_LOG_PKEY_TABLE = 5,
204};
205
206enum {
207 MLX5_MKEY_INBOX_PG_ACCESS = 1 << 31
208};
209
210enum {
211 MLX5_PFAULT_SUBTYPE_WQE = 0,
212 MLX5_PFAULT_SUBTYPE_RDMA = 1,
213};
214
215enum wqe_page_fault_type {
216 MLX5_WQE_PF_TYPE_RMP = 0,
217 MLX5_WQE_PF_TYPE_REQ_SEND_OR_WRITE = 1,
218 MLX5_WQE_PF_TYPE_RESP = 2,
219 MLX5_WQE_PF_TYPE_REQ_READ_OR_ATOMIC = 3,
220};
221
222enum {
223 MLX5_PERM_LOCAL_READ = 1 << 2,
224 MLX5_PERM_LOCAL_WRITE = 1 << 3,
225 MLX5_PERM_REMOTE_READ = 1 << 4,
226 MLX5_PERM_REMOTE_WRITE = 1 << 5,
227 MLX5_PERM_ATOMIC = 1 << 6,
228 MLX5_PERM_UMR_EN = 1 << 7,
229};
230
231enum {
232 MLX5_PCIE_CTRL_SMALL_FENCE = 1 << 0,
233 MLX5_PCIE_CTRL_RELAXED_ORDERING = 1 << 2,
234 MLX5_PCIE_CTRL_NO_SNOOP = 1 << 3,
235 MLX5_PCIE_CTRL_TLP_PROCE_EN = 1 << 6,
236 MLX5_PCIE_CTRL_TPH_MASK = 3 << 4,
237};
238
239enum {
240 MLX5_EN_RD = (u64)1,
241 MLX5_EN_WR = (u64)2
242};
243
244enum {
245 MLX5_ADAPTER_PAGE_SHIFT = 12,
246 MLX5_ADAPTER_PAGE_SIZE = 1 << MLX5_ADAPTER_PAGE_SHIFT,
247};
248
249enum {
250 MLX5_BFREGS_PER_UAR = 4,
251 MLX5_MAX_UARS = 1 << 8,
252 MLX5_NON_FP_BFREGS_PER_UAR = 2,
253 MLX5_FP_BFREGS_PER_UAR = MLX5_BFREGS_PER_UAR -
254 MLX5_NON_FP_BFREGS_PER_UAR,
255 MLX5_MAX_BFREGS = MLX5_MAX_UARS *
256 MLX5_NON_FP_BFREGS_PER_UAR,
257 MLX5_UARS_IN_PAGE = PAGE_SIZE / MLX5_ADAPTER_PAGE_SIZE,
258 MLX5_NON_FP_BFREGS_IN_PAGE = MLX5_NON_FP_BFREGS_PER_UAR * MLX5_UARS_IN_PAGE,
259 MLX5_MIN_DYN_BFREGS = 512,
260 MLX5_MAX_DYN_BFREGS = 1024,
261};
262
263enum {
264 MLX5_MKEY_MASK_LEN = 1ull << 0,
265 MLX5_MKEY_MASK_PAGE_SIZE = 1ull << 1,
266 MLX5_MKEY_MASK_START_ADDR = 1ull << 6,
267 MLX5_MKEY_MASK_PD = 1ull << 7,
268 MLX5_MKEY_MASK_EN_RINVAL = 1ull << 8,
269 MLX5_MKEY_MASK_EN_SIGERR = 1ull << 9,
270 MLX5_MKEY_MASK_BSF_EN = 1ull << 12,
271 MLX5_MKEY_MASK_KEY = 1ull << 13,
272 MLX5_MKEY_MASK_QPN = 1ull << 14,
273 MLX5_MKEY_MASK_LR = 1ull << 17,
274 MLX5_MKEY_MASK_LW = 1ull << 18,
275 MLX5_MKEY_MASK_RR = 1ull << 19,
276 MLX5_MKEY_MASK_RW = 1ull << 20,
277 MLX5_MKEY_MASK_A = 1ull << 21,
278 MLX5_MKEY_MASK_SMALL_FENCE = 1ull << 23,
279 MLX5_MKEY_MASK_FREE = 1ull << 29,
280};
281
282enum {
283 MLX5_UMR_TRANSLATION_OFFSET_EN = (1 << 4),
284
285 MLX5_UMR_CHECK_NOT_FREE = (1 << 5),
286 MLX5_UMR_CHECK_FREE = (2 << 5),
287
288 MLX5_UMR_INLINE = (1 << 7),
289};
290
291#define MLX5_UMR_MTT_ALIGNMENT 0x40
292#define MLX5_UMR_MTT_MASK (MLX5_UMR_MTT_ALIGNMENT - 1)
293#define MLX5_UMR_MTT_MIN_CHUNK_SIZE MLX5_UMR_MTT_ALIGNMENT
294
295#define MLX5_USER_INDEX_LEN (MLX5_FLD_SZ_BYTES(qpc, user_index) * 8)
296
297enum {
298 MLX5_EVENT_QUEUE_TYPE_QP = 0,
299 MLX5_EVENT_QUEUE_TYPE_RQ = 1,
300 MLX5_EVENT_QUEUE_TYPE_SQ = 2,
301 MLX5_EVENT_QUEUE_TYPE_DCT = 6,
302};
303
304/* mlx5 components can subscribe to any one of these events via
305 * mlx5_eq_notifier_register API.
306 */
307enum mlx5_event {
308 /* Special value to subscribe to any event */
309 MLX5_EVENT_TYPE_NOTIFY_ANY = 0x0,
310 /* HW events enum start: comp events are not subscribable */
311 MLX5_EVENT_TYPE_COMP = 0x0,
312 /* HW Async events enum start: subscribable events */
313 MLX5_EVENT_TYPE_PATH_MIG = 0x01,
314 MLX5_EVENT_TYPE_COMM_EST = 0x02,
315 MLX5_EVENT_TYPE_SQ_DRAINED = 0x03,
316 MLX5_EVENT_TYPE_SRQ_LAST_WQE = 0x13,
317 MLX5_EVENT_TYPE_SRQ_RQ_LIMIT = 0x14,
318
319 MLX5_EVENT_TYPE_CQ_ERROR = 0x04,
320 MLX5_EVENT_TYPE_WQ_CATAS_ERROR = 0x05,
321 MLX5_EVENT_TYPE_PATH_MIG_FAILED = 0x07,
322 MLX5_EVENT_TYPE_WQ_INVAL_REQ_ERROR = 0x10,
323 MLX5_EVENT_TYPE_WQ_ACCESS_ERROR = 0x11,
324 MLX5_EVENT_TYPE_SRQ_CATAS_ERROR = 0x12,
325
326 MLX5_EVENT_TYPE_INTERNAL_ERROR = 0x08,
327 MLX5_EVENT_TYPE_PORT_CHANGE = 0x09,
328 MLX5_EVENT_TYPE_GPIO_EVENT = 0x15,
329 MLX5_EVENT_TYPE_PORT_MODULE_EVENT = 0x16,
330 MLX5_EVENT_TYPE_TEMP_WARN_EVENT = 0x17,
331 MLX5_EVENT_TYPE_REMOTE_CONFIG = 0x19,
332 MLX5_EVENT_TYPE_GENERAL_EVENT = 0x22,
333 MLX5_EVENT_TYPE_MONITOR_COUNTER = 0x24,
334 MLX5_EVENT_TYPE_PPS_EVENT = 0x25,
335
336 MLX5_EVENT_TYPE_DB_BF_CONGESTION = 0x1a,
337 MLX5_EVENT_TYPE_STALL_EVENT = 0x1b,
338
339 MLX5_EVENT_TYPE_CMD = 0x0a,
340 MLX5_EVENT_TYPE_PAGE_REQUEST = 0xb,
341
342 MLX5_EVENT_TYPE_PAGE_FAULT = 0xc,
343 MLX5_EVENT_TYPE_NIC_VPORT_CHANGE = 0xd,
344
345 MLX5_EVENT_TYPE_HOST_PARAMS_CHANGE = 0xe,
346
347 MLX5_EVENT_TYPE_DCT_DRAINED = 0x1c,
348
349 MLX5_EVENT_TYPE_FPGA_ERROR = 0x20,
350 MLX5_EVENT_TYPE_FPGA_QP_ERROR = 0x21,
351
352 MLX5_EVENT_TYPE_DEVICE_TRACER = 0x26,
353
354 MLX5_EVENT_TYPE_MAX = MLX5_EVENT_TYPE_DEVICE_TRACER + 1,
355};
356
357enum {
358 MLX5_TRACER_SUBTYPE_OWNERSHIP_CHANGE = 0x0,
359 MLX5_TRACER_SUBTYPE_TRACES_AVAILABLE = 0x1,
360};
361
362enum {
363 MLX5_GENERAL_SUBTYPE_DELAY_DROP_TIMEOUT = 0x1,
364 MLX5_GENERAL_SUBTYPE_PCI_POWER_CHANGE_EVENT = 0x5,
365};
366
367enum {
368 MLX5_PORT_CHANGE_SUBTYPE_DOWN = 1,
369 MLX5_PORT_CHANGE_SUBTYPE_ACTIVE = 4,
370 MLX5_PORT_CHANGE_SUBTYPE_INITIALIZED = 5,
371 MLX5_PORT_CHANGE_SUBTYPE_LID = 6,
372 MLX5_PORT_CHANGE_SUBTYPE_PKEY = 7,
373 MLX5_PORT_CHANGE_SUBTYPE_GUID = 8,
374 MLX5_PORT_CHANGE_SUBTYPE_CLIENT_REREG = 9,
375};
376
377enum {
378 MLX5_DEV_CAP_FLAG_XRC = 1LL << 3,
379 MLX5_DEV_CAP_FLAG_BAD_PKEY_CNTR = 1LL << 8,
380 MLX5_DEV_CAP_FLAG_BAD_QKEY_CNTR = 1LL << 9,
381 MLX5_DEV_CAP_FLAG_APM = 1LL << 17,
382 MLX5_DEV_CAP_FLAG_ATOMIC = 1LL << 18,
383 MLX5_DEV_CAP_FLAG_BLOCK_MCAST = 1LL << 23,
384 MLX5_DEV_CAP_FLAG_ON_DMND_PG = 1LL << 24,
385 MLX5_DEV_CAP_FLAG_CQ_MODER = 1LL << 29,
386 MLX5_DEV_CAP_FLAG_RESIZE_CQ = 1LL << 30,
387 MLX5_DEV_CAP_FLAG_DCT = 1LL << 37,
388 MLX5_DEV_CAP_FLAG_SIG_HAND_OVER = 1LL << 40,
389 MLX5_DEV_CAP_FLAG_CMDIF_CSUM = 3LL << 46,
390};
391
392enum {
393 MLX5_ROCE_VERSION_1 = 0,
394 MLX5_ROCE_VERSION_2 = 2,
395};
396
397enum {
398 MLX5_ROCE_VERSION_1_CAP = 1 << MLX5_ROCE_VERSION_1,
399 MLX5_ROCE_VERSION_2_CAP = 1 << MLX5_ROCE_VERSION_2,
400};
401
402enum {
403 MLX5_ROCE_L3_TYPE_IPV4 = 0,
404 MLX5_ROCE_L3_TYPE_IPV6 = 1,
405};
406
407enum {
408 MLX5_ROCE_L3_TYPE_IPV4_CAP = 1 << 1,
409 MLX5_ROCE_L3_TYPE_IPV6_CAP = 1 << 2,
410};
411
412enum {
413 MLX5_OPCODE_NOP = 0x00,
414 MLX5_OPCODE_SEND_INVAL = 0x01,
415 MLX5_OPCODE_RDMA_WRITE = 0x08,
416 MLX5_OPCODE_RDMA_WRITE_IMM = 0x09,
417 MLX5_OPCODE_SEND = 0x0a,
418 MLX5_OPCODE_SEND_IMM = 0x0b,
419 MLX5_OPCODE_LSO = 0x0e,
420 MLX5_OPCODE_RDMA_READ = 0x10,
421 MLX5_OPCODE_ATOMIC_CS = 0x11,
422 MLX5_OPCODE_ATOMIC_FA = 0x12,
423 MLX5_OPCODE_ATOMIC_MASKED_CS = 0x14,
424 MLX5_OPCODE_ATOMIC_MASKED_FA = 0x15,
425 MLX5_OPCODE_BIND_MW = 0x18,
426 MLX5_OPCODE_CONFIG_CMD = 0x1f,
427 MLX5_OPCODE_ENHANCED_MPSW = 0x29,
428
429 MLX5_RECV_OPCODE_RDMA_WRITE_IMM = 0x00,
430 MLX5_RECV_OPCODE_SEND = 0x01,
431 MLX5_RECV_OPCODE_SEND_IMM = 0x02,
432 MLX5_RECV_OPCODE_SEND_INVAL = 0x03,
433
434 MLX5_CQE_OPCODE_ERROR = 0x1e,
435 MLX5_CQE_OPCODE_RESIZE = 0x16,
436
437 MLX5_OPCODE_SET_PSV = 0x20,
438 MLX5_OPCODE_GET_PSV = 0x21,
439 MLX5_OPCODE_CHECK_PSV = 0x22,
440 MLX5_OPCODE_RGET_PSV = 0x26,
441 MLX5_OPCODE_RCHECK_PSV = 0x27,
442
443 MLX5_OPCODE_UMR = 0x25,
444
445};
446
447enum {
448 MLX5_SET_PORT_RESET_QKEY = 0,
449 MLX5_SET_PORT_GUID0 = 16,
450 MLX5_SET_PORT_NODE_GUID = 17,
451 MLX5_SET_PORT_SYS_GUID = 18,
452 MLX5_SET_PORT_GID_TABLE = 19,
453 MLX5_SET_PORT_PKEY_TABLE = 20,
454};
455
456enum {
457 MLX5_BW_NO_LIMIT = 0,
458 MLX5_100_MBPS_UNIT = 3,
459 MLX5_GBPS_UNIT = 4,
460};
461
462enum {
463 MLX5_MAX_PAGE_SHIFT = 31
464};
465
466enum {
467 MLX5_CAP_OFF_CMDIF_CSUM = 46,
468};
469
470enum {
471 /*
472 * Max wqe size for rdma read is 512 bytes, so this
473 * limits our max_sge_rd as the wqe needs to fit:
474 * - ctrl segment (16 bytes)
475 * - rdma segment (16 bytes)
476 * - scatter elements (16 bytes each)
477 */
478 MLX5_MAX_SGE_RD = (512 - 16 - 16) / 16
479};
480
481enum mlx5_odp_transport_cap_bits {
482 MLX5_ODP_SUPPORT_SEND = 1 << 31,
483 MLX5_ODP_SUPPORT_RECV = 1 << 30,
484 MLX5_ODP_SUPPORT_WRITE = 1 << 29,
485 MLX5_ODP_SUPPORT_READ = 1 << 28,
486};
487
488struct mlx5_odp_caps {
489 char reserved[0x10];
490 struct {
491 __be32 rc_odp_caps;
492 __be32 uc_odp_caps;
493 __be32 ud_odp_caps;
494 } per_transport_caps;
495 char reserved2[0xe4];
496};
497
498struct mlx5_cmd_layout {
499 u8 type;
500 u8 rsvd0[3];
501 __be32 inlen;
502 __be64 in_ptr;
503 __be32 in[4];
504 __be32 out[4];
505 __be64 out_ptr;
506 __be32 outlen;
507 u8 token;
508 u8 sig;
509 u8 rsvd1;
510 u8 status_own;
511};
512
513struct health_buffer {
514 __be32 assert_var[5];
515 __be32 rsvd0[3];
516 __be32 assert_exit_ptr;
517 __be32 assert_callra;
518 __be32 rsvd1[2];
519 __be32 fw_ver;
520 __be32 hw_id;
521 __be32 rsvd2;
522 u8 irisc_index;
523 u8 synd;
524 __be16 ext_synd;
525};
526
527enum mlx5_cmd_addr_l_sz_offset {
528 MLX5_NIC_IFC_OFFSET = 8,
529};
530
531struct mlx5_init_seg {
532 __be32 fw_rev;
533 __be32 cmdif_rev_fw_sub;
534 __be32 rsvd0[2];
535 __be32 cmdq_addr_h;
536 __be32 cmdq_addr_l_sz;
537 __be32 cmd_dbell;
538 __be32 rsvd1[120];
539 __be32 initializing;
540 struct health_buffer health;
541 __be32 rsvd2[880];
542 __be32 internal_timer_h;
543 __be32 internal_timer_l;
544 __be32 rsvd3[2];
545 __be32 health_counter;
546 __be32 rsvd4[1019];
547 __be64 ieee1588_clk;
548 __be32 ieee1588_clk_type;
549 __be32 clr_intx;
550};
551
552struct mlx5_eqe_comp {
553 __be32 reserved[6];
554 __be32 cqn;
555};
556
557struct mlx5_eqe_qp_srq {
558 __be32 reserved1[5];
559 u8 type;
560 u8 reserved2[3];
561 __be32 qp_srq_n;
562};
563
564struct mlx5_eqe_cq_err {
565 __be32 cqn;
566 u8 reserved1[7];
567 u8 syndrome;
568};
569
570struct mlx5_eqe_port_state {
571 u8 reserved0[8];
572 u8 port;
573};
574
575struct mlx5_eqe_gpio {
576 __be32 reserved0[2];
577 __be64 gpio_event;
578};
579
580struct mlx5_eqe_congestion {
581 u8 type;
582 u8 rsvd0;
583 u8 congestion_level;
584};
585
586struct mlx5_eqe_stall_vl {
587 u8 rsvd0[3];
588 u8 port_vl;
589};
590
591struct mlx5_eqe_cmd {
592 __be32 vector;
593 __be32 rsvd[6];
594};
595
596struct mlx5_eqe_page_req {
597 __be16 ec_function;
598 __be16 func_id;
599 __be32 num_pages;
600 __be32 rsvd1[5];
601};
602
603struct mlx5_eqe_page_fault {
604 __be32 bytes_committed;
605 union {
606 struct {
607 u16 reserved1;
608 __be16 wqe_index;
609 u16 reserved2;
610 __be16 packet_length;
611 __be32 token;
612 u8 reserved4[8];
613 __be32 pftype_wq;
614 } __packed wqe;
615 struct {
616 __be32 r_key;
617 u16 reserved1;
618 __be16 packet_length;
619 __be32 rdma_op_len;
620 __be64 rdma_va;
621 __be32 pftype_token;
622 } __packed rdma;
623 } __packed;
624} __packed;
625
626struct mlx5_eqe_vport_change {
627 u8 rsvd0[2];
628 __be16 vport_num;
629 __be32 rsvd1[6];
630} __packed;
631
632struct mlx5_eqe_port_module {
633 u8 reserved_at_0[1];
634 u8 module;
635 u8 reserved_at_2[1];
636 u8 module_status;
637 u8 reserved_at_4[2];
638 u8 error_type;
639} __packed;
640
641struct mlx5_eqe_pps {
642 u8 rsvd0[3];
643 u8 pin;
644 u8 rsvd1[4];
645 union {
646 struct {
647 __be32 time_sec;
648 __be32 time_nsec;
649 };
650 struct {
651 __be64 time_stamp;
652 };
653 };
654 u8 rsvd2[12];
655} __packed;
656
657struct mlx5_eqe_dct {
658 __be32 reserved[6];
659 __be32 dctn;
660};
661
662struct mlx5_eqe_temp_warning {
663 __be64 sensor_warning_msb;
664 __be64 sensor_warning_lsb;
665} __packed;
666
667union ev_data {
668 __be32 raw[7];
669 struct mlx5_eqe_cmd cmd;
670 struct mlx5_eqe_comp comp;
671 struct mlx5_eqe_qp_srq qp_srq;
672 struct mlx5_eqe_cq_err cq_err;
673 struct mlx5_eqe_port_state port;
674 struct mlx5_eqe_gpio gpio;
675 struct mlx5_eqe_congestion cong;
676 struct mlx5_eqe_stall_vl stall_vl;
677 struct mlx5_eqe_page_req req_pages;
678 struct mlx5_eqe_page_fault page_fault;
679 struct mlx5_eqe_vport_change vport_change;
680 struct mlx5_eqe_port_module port_module;
681 struct mlx5_eqe_pps pps;
682 struct mlx5_eqe_dct dct;
683 struct mlx5_eqe_temp_warning temp_warning;
684} __packed;
685
686struct mlx5_eqe {
687 u8 rsvd0;
688 u8 type;
689 u8 rsvd1;
690 u8 sub_type;
691 __be32 rsvd2[7];
692 union ev_data data;
693 __be16 rsvd3;
694 u8 signature;
695 u8 owner;
696} __packed;
697
698struct mlx5_cmd_prot_block {
699 u8 data[MLX5_CMD_DATA_BLOCK_SIZE];
700 u8 rsvd0[48];
701 __be64 next;
702 __be32 block_num;
703 u8 rsvd1;
704 u8 token;
705 u8 ctrl_sig;
706 u8 sig;
707};
708
709enum {
710 MLX5_CQE_SYND_FLUSHED_IN_ERROR = 5,
711};
712
713struct mlx5_err_cqe {
714 u8 rsvd0[32];
715 __be32 srqn;
716 u8 rsvd1[18];
717 u8 vendor_err_synd;
718 u8 syndrome;
719 __be32 s_wqe_opcode_qpn;
720 __be16 wqe_counter;
721 u8 signature;
722 u8 op_own;
723};
724
725struct mlx5_cqe64 {
726 u8 outer_l3_tunneled;
727 u8 rsvd0;
728 __be16 wqe_id;
729 u8 lro_tcppsh_abort_dupack;
730 u8 lro_min_ttl;
731 __be16 lro_tcp_win;
732 __be32 lro_ack_seq_num;
733 __be32 rss_hash_result;
734 u8 rss_hash_type;
735 u8 ml_path;
736 u8 rsvd20[2];
737 __be16 check_sum;
738 __be16 slid;
739 __be32 flags_rqpn;
740 u8 hds_ip_ext;
741 u8 l4_l3_hdr_type;
742 __be16 vlan_info;
743 __be32 srqn; /* [31:24]: lro_num_seg, [23:0]: srqn */
744 __be32 imm_inval_pkey;
745 u8 rsvd40[4];
746 __be32 byte_cnt;
747 __be32 timestamp_h;
748 __be32 timestamp_l;
749 __be32 sop_drop_qpn;
750 __be16 wqe_counter;
751 u8 signature;
752 u8 op_own;
753};
754
755struct mlx5_mini_cqe8 {
756 union {
757 __be32 rx_hash_result;
758 struct {
759 __be16 checksum;
760 __be16 rsvd;
761 };
762 struct {
763 __be16 wqe_counter;
764 u8 s_wqe_opcode;
765 u8 reserved;
766 } s_wqe_info;
767 };
768 __be32 byte_cnt;
769};
770
771enum {
772 MLX5_NO_INLINE_DATA,
773 MLX5_INLINE_DATA32_SEG,
774 MLX5_INLINE_DATA64_SEG,
775 MLX5_COMPRESSED,
776};
777
778enum {
779 MLX5_CQE_FORMAT_CSUM = 0x1,
780};
781
782#define MLX5_MINI_CQE_ARRAY_SIZE 8
783
784static inline u8 mlx5_get_cqe_format(struct mlx5_cqe64 *cqe)
785{
786 return (cqe->op_own >> 2) & 0x3;
787}
788
789static inline u8 get_cqe_opcode(struct mlx5_cqe64 *cqe)
790{
791 return cqe->op_own >> 4;
792}
793
794static inline u8 get_cqe_lro_tcppsh(struct mlx5_cqe64 *cqe)
795{
796 return (cqe->lro_tcppsh_abort_dupack >> 6) & 1;
797}
798
799static inline u8 get_cqe_l4_hdr_type(struct mlx5_cqe64 *cqe)
800{
801 return (cqe->l4_l3_hdr_type >> 4) & 0x7;
802}
803
804static inline u8 get_cqe_l3_hdr_type(struct mlx5_cqe64 *cqe)
805{
806 return (cqe->l4_l3_hdr_type >> 2) & 0x3;
807}
808
809static inline bool cqe_is_tunneled(struct mlx5_cqe64 *cqe)
810{
811 return cqe->outer_l3_tunneled & 0x1;
812}
813
814static inline bool cqe_has_vlan(struct mlx5_cqe64 *cqe)
815{
816 return cqe->l4_l3_hdr_type & 0x1;
817}
818
819static inline u64 get_cqe_ts(struct mlx5_cqe64 *cqe)
820{
821 u32 hi, lo;
822
823 hi = be32_to_cpu(cqe->timestamp_h);
824 lo = be32_to_cpu(cqe->timestamp_l);
825
826 return (u64)lo | ((u64)hi << 32);
827}
828
829#define MLX5_MPWQE_LOG_NUM_STRIDES_BASE (9)
830#define MLX5_MPWQE_LOG_STRIDE_SZ_BASE (6)
831
832struct mpwrq_cqe_bc {
833 __be16 filler_consumed_strides;
834 __be16 byte_cnt;
835};
836
837static inline u16 mpwrq_get_cqe_byte_cnt(struct mlx5_cqe64 *cqe)
838{
839 struct mpwrq_cqe_bc *bc = (struct mpwrq_cqe_bc *)&cqe->byte_cnt;
840
841 return be16_to_cpu(bc->byte_cnt);
842}
843
844static inline u16 mpwrq_get_cqe_bc_consumed_strides(struct mpwrq_cqe_bc *bc)
845{
846 return 0x7fff & be16_to_cpu(bc->filler_consumed_strides);
847}
848
849static inline u16 mpwrq_get_cqe_consumed_strides(struct mlx5_cqe64 *cqe)
850{
851 struct mpwrq_cqe_bc *bc = (struct mpwrq_cqe_bc *)&cqe->byte_cnt;
852
853 return mpwrq_get_cqe_bc_consumed_strides(bc);
854}
855
856static inline bool mpwrq_is_filler_cqe(struct mlx5_cqe64 *cqe)
857{
858 struct mpwrq_cqe_bc *bc = (struct mpwrq_cqe_bc *)&cqe->byte_cnt;
859
860 return 0x8000 & be16_to_cpu(bc->filler_consumed_strides);
861}
862
863static inline u16 mpwrq_get_cqe_stride_index(struct mlx5_cqe64 *cqe)
864{
865 return be16_to_cpu(cqe->wqe_counter);
866}
867
868enum {
869 CQE_L4_HDR_TYPE_NONE = 0x0,
870 CQE_L4_HDR_TYPE_TCP_NO_ACK = 0x1,
871 CQE_L4_HDR_TYPE_UDP = 0x2,
872 CQE_L4_HDR_TYPE_TCP_ACK_NO_DATA = 0x3,
873 CQE_L4_HDR_TYPE_TCP_ACK_AND_DATA = 0x4,
874};
875
876enum {
877 CQE_RSS_HTYPE_IP = 0x3 << 2,
878 /* cqe->rss_hash_type[3:2] - IP destination selected for hash
879 * (00 = none, 01 = IPv4, 10 = IPv6, 11 = Reserved)
880 */
881 CQE_RSS_HTYPE_L4 = 0x3 << 6,
882 /* cqe->rss_hash_type[7:6] - L4 destination selected for hash
883 * (00 = none, 01 = TCP. 10 = UDP, 11 = IPSEC.SPI
884 */
885};
886
887enum {
888 MLX5_CQE_ROCE_L3_HEADER_TYPE_GRH = 0x0,
889 MLX5_CQE_ROCE_L3_HEADER_TYPE_IPV6 = 0x1,
890 MLX5_CQE_ROCE_L3_HEADER_TYPE_IPV4 = 0x2,
891};
892
893enum {
894 CQE_L2_OK = 1 << 0,
895 CQE_L3_OK = 1 << 1,
896 CQE_L4_OK = 1 << 2,
897};
898
899struct mlx5_sig_err_cqe {
900 u8 rsvd0[16];
901 __be32 expected_trans_sig;
902 __be32 actual_trans_sig;
903 __be32 expected_reftag;
904 __be32 actual_reftag;
905 __be16 syndrome;
906 u8 rsvd22[2];
907 __be32 mkey;
908 __be64 err_offset;
909 u8 rsvd30[8];
910 __be32 qpn;
911 u8 rsvd38[2];
912 u8 signature;
913 u8 op_own;
914};
915
916struct mlx5_wqe_srq_next_seg {
917 u8 rsvd0[2];
918 __be16 next_wqe_index;
919 u8 signature;
920 u8 rsvd1[11];
921};
922
923union mlx5_ext_cqe {
924 struct ib_grh grh;
925 u8 inl[64];
926};
927
928struct mlx5_cqe128 {
929 union mlx5_ext_cqe inl_grh;
930 struct mlx5_cqe64 cqe64;
931};
932
933enum {
934 MLX5_MKEY_STATUS_FREE = 1 << 6,
935};
936
937enum {
938 MLX5_MKEY_REMOTE_INVAL = 1 << 24,
939 MLX5_MKEY_FLAG_SYNC_UMR = 1 << 29,
940 MLX5_MKEY_BSF_EN = 1 << 30,
941 MLX5_MKEY_LEN64 = 1 << 31,
942};
943
944struct mlx5_mkey_seg {
945 /* This is a two bit field occupying bits 31-30.
946 * bit 31 is always 0,
947 * bit 30 is zero for regular MRs and 1 (e.g free) for UMRs that do not have tanslation
948 */
949 u8 status;
950 u8 pcie_control;
951 u8 flags;
952 u8 version;
953 __be32 qpn_mkey7_0;
954 u8 rsvd1[4];
955 __be32 flags_pd;
956 __be64 start_addr;
957 __be64 len;
958 __be32 bsfs_octo_size;
959 u8 rsvd2[16];
960 __be32 xlt_oct_size;
961 u8 rsvd3[3];
962 u8 log2_page_size;
963 u8 rsvd4[4];
964};
965
966#define MLX5_ATTR_EXTENDED_PORT_INFO cpu_to_be16(0xff90)
967
968enum {
969 MLX_EXT_PORT_CAP_FLAG_EXTENDED_PORT_INFO = 1 << 0
970};
971
972enum {
973 VPORT_STATE_DOWN = 0x0,
974 VPORT_STATE_UP = 0x1,
975};
976
977enum {
978 MLX5_VPORT_ADMIN_STATE_DOWN = 0x0,
979 MLX5_VPORT_ADMIN_STATE_UP = 0x1,
980 MLX5_VPORT_ADMIN_STATE_AUTO = 0x2,
981};
982
983enum {
984 MLX5_L3_PROT_TYPE_IPV4 = 0,
985 MLX5_L3_PROT_TYPE_IPV6 = 1,
986};
987
988enum {
989 MLX5_L4_PROT_TYPE_TCP = 0,
990 MLX5_L4_PROT_TYPE_UDP = 1,
991};
992
993enum {
994 MLX5_HASH_FIELD_SEL_SRC_IP = 1 << 0,
995 MLX5_HASH_FIELD_SEL_DST_IP = 1 << 1,
996 MLX5_HASH_FIELD_SEL_L4_SPORT = 1 << 2,
997 MLX5_HASH_FIELD_SEL_L4_DPORT = 1 << 3,
998 MLX5_HASH_FIELD_SEL_IPSEC_SPI = 1 << 4,
999};
1000
1001enum {
1002 MLX5_MATCH_OUTER_HEADERS = 1 << 0,
1003 MLX5_MATCH_MISC_PARAMETERS = 1 << 1,
1004 MLX5_MATCH_INNER_HEADERS = 1 << 2,
1005 MLX5_MATCH_MISC_PARAMETERS_2 = 1 << 3,
1006 MLX5_MATCH_MISC_PARAMETERS_3 = 1 << 4,
1007};
1008
1009enum {
1010 MLX5_FLOW_TABLE_TYPE_NIC_RCV = 0,
1011 MLX5_FLOW_TABLE_TYPE_ESWITCH = 4,
1012};
1013
1014enum {
1015 MLX5_FLOW_CONTEXT_DEST_TYPE_VPORT = 0,
1016 MLX5_FLOW_CONTEXT_DEST_TYPE_FLOW_TABLE = 1,
1017 MLX5_FLOW_CONTEXT_DEST_TYPE_TIR = 2,
1018};
1019
1020enum mlx5_list_type {
1021 MLX5_NVPRT_LIST_TYPE_UC = 0x0,
1022 MLX5_NVPRT_LIST_TYPE_MC = 0x1,
1023 MLX5_NVPRT_LIST_TYPE_VLAN = 0x2,
1024};
1025
1026enum {
1027 MLX5_RQC_RQ_TYPE_MEMORY_RQ_INLINE = 0x0,
1028 MLX5_RQC_RQ_TYPE_MEMORY_RQ_RPM = 0x1,
1029};
1030
1031enum mlx5_wol_mode {
1032 MLX5_WOL_DISABLE = 0,
1033 MLX5_WOL_SECURED_MAGIC = 1 << 1,
1034 MLX5_WOL_MAGIC = 1 << 2,
1035 MLX5_WOL_ARP = 1 << 3,
1036 MLX5_WOL_BROADCAST = 1 << 4,
1037 MLX5_WOL_MULTICAST = 1 << 5,
1038 MLX5_WOL_UNICAST = 1 << 6,
1039 MLX5_WOL_PHY_ACTIVITY = 1 << 7,
1040};
1041
1042enum mlx5_mpls_supported_fields {
1043 MLX5_FIELD_SUPPORT_MPLS_LABEL = 1 << 0,
1044 MLX5_FIELD_SUPPORT_MPLS_EXP = 1 << 1,
1045 MLX5_FIELD_SUPPORT_MPLS_S_BOS = 1 << 2,
1046 MLX5_FIELD_SUPPORT_MPLS_TTL = 1 << 3
1047};
1048
1049enum mlx5_flex_parser_protos {
1050 MLX5_FLEX_PROTO_GENEVE = 1 << 3,
1051 MLX5_FLEX_PROTO_CW_MPLS_GRE = 1 << 4,
1052 MLX5_FLEX_PROTO_CW_MPLS_UDP = 1 << 5,
1053};
1054
1055/* MLX5 DEV CAPs */
1056
1057/* TODO: EAT.ME */
1058enum mlx5_cap_mode {
1059 HCA_CAP_OPMOD_GET_MAX = 0,
1060 HCA_CAP_OPMOD_GET_CUR = 1,
1061};
1062
1063enum mlx5_cap_type {
1064 MLX5_CAP_GENERAL = 0,
1065 MLX5_CAP_ETHERNET_OFFLOADS,
1066 MLX5_CAP_ODP,
1067 MLX5_CAP_ATOMIC,
1068 MLX5_CAP_ROCE,
1069 MLX5_CAP_IPOIB_OFFLOADS,
1070 MLX5_CAP_IPOIB_ENHANCED_OFFLOADS,
1071 MLX5_CAP_FLOW_TABLE,
1072 MLX5_CAP_ESWITCH_FLOW_TABLE,
1073 MLX5_CAP_ESWITCH,
1074 MLX5_CAP_RESERVED,
1075 MLX5_CAP_VECTOR_CALC,
1076 MLX5_CAP_QOS,
1077 MLX5_CAP_DEBUG,
1078 MLX5_CAP_RESERVED_14,
1079 MLX5_CAP_DEV_MEM,
1080 /* NUM OF CAP Types */
1081 MLX5_CAP_NUM
1082};
1083
1084enum mlx5_pcam_reg_groups {
1085 MLX5_PCAM_REGS_5000_TO_507F = 0x0,
1086};
1087
1088enum mlx5_pcam_feature_groups {
1089 MLX5_PCAM_FEATURE_ENHANCED_FEATURES = 0x0,
1090};
1091
1092enum mlx5_mcam_reg_groups {
1093 MLX5_MCAM_REGS_FIRST_128 = 0x0,
1094};
1095
1096enum mlx5_mcam_feature_groups {
1097 MLX5_MCAM_FEATURE_ENHANCED_FEATURES = 0x0,
1098};
1099
1100enum mlx5_qcam_reg_groups {
1101 MLX5_QCAM_REGS_FIRST_128 = 0x0,
1102};
1103
1104enum mlx5_qcam_feature_groups {
1105 MLX5_QCAM_FEATURE_ENHANCED_FEATURES = 0x0,
1106};
1107
1108/* GET Dev Caps macros */
1109#define MLX5_CAP_GEN(mdev, cap) \
1110 MLX5_GET(cmd_hca_cap, mdev->caps.hca_cur[MLX5_CAP_GENERAL], cap)
1111
1112#define MLX5_CAP_GEN_64(mdev, cap) \
1113 MLX5_GET64(cmd_hca_cap, mdev->caps.hca_cur[MLX5_CAP_GENERAL], cap)
1114
1115#define MLX5_CAP_GEN_MAX(mdev, cap) \
1116 MLX5_GET(cmd_hca_cap, mdev->caps.hca_max[MLX5_CAP_GENERAL], cap)
1117
1118#define MLX5_CAP_ETH(mdev, cap) \
1119 MLX5_GET(per_protocol_networking_offload_caps,\
1120 mdev->caps.hca_cur[MLX5_CAP_ETHERNET_OFFLOADS], cap)
1121
1122#define MLX5_CAP_ETH_MAX(mdev, cap) \
1123 MLX5_GET(per_protocol_networking_offload_caps,\
1124 mdev->caps.hca_max[MLX5_CAP_ETHERNET_OFFLOADS], cap)
1125
1126#define MLX5_CAP_IPOIB_ENHANCED(mdev, cap) \
1127 MLX5_GET(per_protocol_networking_offload_caps,\
1128 mdev->caps.hca_cur[MLX5_CAP_IPOIB_ENHANCED_OFFLOADS], cap)
1129
1130#define MLX5_CAP_ROCE(mdev, cap) \
1131 MLX5_GET(roce_cap, mdev->caps.hca_cur[MLX5_CAP_ROCE], cap)
1132
1133#define MLX5_CAP_ROCE_MAX(mdev, cap) \
1134 MLX5_GET(roce_cap, mdev->caps.hca_max[MLX5_CAP_ROCE], cap)
1135
1136#define MLX5_CAP_ATOMIC(mdev, cap) \
1137 MLX5_GET(atomic_caps, mdev->caps.hca_cur[MLX5_CAP_ATOMIC], cap)
1138
1139#define MLX5_CAP_ATOMIC_MAX(mdev, cap) \
1140 MLX5_GET(atomic_caps, mdev->caps.hca_max[MLX5_CAP_ATOMIC], cap)
1141
1142#define MLX5_CAP_FLOWTABLE(mdev, cap) \
1143 MLX5_GET(flow_table_nic_cap, mdev->caps.hca_cur[MLX5_CAP_FLOW_TABLE], cap)
1144
1145#define MLX5_CAP_FLOWTABLE_MAX(mdev, cap) \
1146 MLX5_GET(flow_table_nic_cap, mdev->caps.hca_max[MLX5_CAP_FLOW_TABLE], cap)
1147
1148#define MLX5_CAP_FLOWTABLE_NIC_RX(mdev, cap) \
1149 MLX5_CAP_FLOWTABLE(mdev, flow_table_properties_nic_receive.cap)
1150
1151#define MLX5_CAP_FLOWTABLE_NIC_RX_MAX(mdev, cap) \
1152 MLX5_CAP_FLOWTABLE_MAX(mdev, flow_table_properties_nic_receive.cap)
1153
1154#define MLX5_CAP_FLOWTABLE_NIC_TX(mdev, cap) \
1155 MLX5_CAP_FLOWTABLE(mdev, flow_table_properties_nic_transmit.cap)
1156
1157#define MLX5_CAP_FLOWTABLE_NIC_TX_MAX(mdev, cap) \
1158 MLX5_CAP_FLOWTABLE_MAX(mdev, flow_table_properties_nic_transmit.cap)
1159
1160#define MLX5_CAP_FLOWTABLE_SNIFFER_RX(mdev, cap) \
1161 MLX5_CAP_FLOWTABLE(mdev, flow_table_properties_nic_receive_sniffer.cap)
1162
1163#define MLX5_CAP_FLOWTABLE_SNIFFER_RX_MAX(mdev, cap) \
1164 MLX5_CAP_FLOWTABLE_MAX(mdev, flow_table_properties_nic_receive_sniffer.cap)
1165
1166#define MLX5_CAP_FLOWTABLE_SNIFFER_TX(mdev, cap) \
1167 MLX5_CAP_FLOWTABLE(mdev, flow_table_properties_nic_transmit_sniffer.cap)
1168
1169#define MLX5_CAP_FLOWTABLE_SNIFFER_TX_MAX(mdev, cap) \
1170 MLX5_CAP_FLOWTABLE_MAX(mdev, flow_table_properties_nic_transmit_sniffer.cap)
1171
1172#define MLX5_CAP_FLOWTABLE_RDMA_RX(mdev, cap) \
1173 MLX5_CAP_FLOWTABLE(mdev, flow_table_properties_nic_receive_rdma.cap)
1174
1175#define MLX5_CAP_FLOWTABLE_RDMA_RX_MAX(mdev, cap) \
1176 MLX5_CAP_FLOWTABLE_MAX(mdev, flow_table_properties_nic_receive_rdma.cap)
1177
1178#define MLX5_CAP_ESW_FLOWTABLE(mdev, cap) \
1179 MLX5_GET(flow_table_eswitch_cap, \
1180 mdev->caps.hca_cur[MLX5_CAP_ESWITCH_FLOW_TABLE], cap)
1181
1182#define MLX5_CAP_ESW_FLOWTABLE_MAX(mdev, cap) \
1183 MLX5_GET(flow_table_eswitch_cap, \
1184 mdev->caps.hca_max[MLX5_CAP_ESWITCH_FLOW_TABLE], cap)
1185
1186#define MLX5_CAP_ESW_FLOWTABLE_FDB(mdev, cap) \
1187 MLX5_CAP_ESW_FLOWTABLE(mdev, flow_table_properties_nic_esw_fdb.cap)
1188
1189#define MLX5_CAP_ESW_FLOWTABLE_FDB_MAX(mdev, cap) \
1190 MLX5_CAP_ESW_FLOWTABLE_MAX(mdev, flow_table_properties_nic_esw_fdb.cap)
1191
1192#define MLX5_CAP_ESW_EGRESS_ACL(mdev, cap) \
1193 MLX5_CAP_ESW_FLOWTABLE(mdev, flow_table_properties_esw_acl_egress.cap)
1194
1195#define MLX5_CAP_ESW_EGRESS_ACL_MAX(mdev, cap) \
1196 MLX5_CAP_ESW_FLOWTABLE_MAX(mdev, flow_table_properties_esw_acl_egress.cap)
1197
1198#define MLX5_CAP_ESW_INGRESS_ACL(mdev, cap) \
1199 MLX5_CAP_ESW_FLOWTABLE(mdev, flow_table_properties_esw_acl_ingress.cap)
1200
1201#define MLX5_CAP_ESW_INGRESS_ACL_MAX(mdev, cap) \
1202 MLX5_CAP_ESW_FLOWTABLE_MAX(mdev, flow_table_properties_esw_acl_ingress.cap)
1203
1204#define MLX5_CAP_ESW(mdev, cap) \
1205 MLX5_GET(e_switch_cap, \
1206 mdev->caps.hca_cur[MLX5_CAP_ESWITCH], cap)
1207
1208#define MLX5_CAP_ESW_MAX(mdev, cap) \
1209 MLX5_GET(e_switch_cap, \
1210 mdev->caps.hca_max[MLX5_CAP_ESWITCH], cap)
1211
1212#define MLX5_CAP_ODP(mdev, cap)\
1213 MLX5_GET(odp_cap, mdev->caps.hca_cur[MLX5_CAP_ODP], cap)
1214
1215#define MLX5_CAP_ODP_MAX(mdev, cap)\
1216 MLX5_GET(odp_cap, mdev->caps.hca_max[MLX5_CAP_ODP], cap)
1217
1218#define MLX5_CAP_VECTOR_CALC(mdev, cap) \
1219 MLX5_GET(vector_calc_cap, \
1220 mdev->caps.hca_cur[MLX5_CAP_VECTOR_CALC], cap)
1221
1222#define MLX5_CAP_QOS(mdev, cap)\
1223 MLX5_GET(qos_cap, mdev->caps.hca_cur[MLX5_CAP_QOS], cap)
1224
1225#define MLX5_CAP_DEBUG(mdev, cap)\
1226 MLX5_GET(debug_cap, mdev->caps.hca_cur[MLX5_CAP_DEBUG], cap)
1227
1228#define MLX5_CAP_PCAM_FEATURE(mdev, fld) \
1229 MLX5_GET(pcam_reg, (mdev)->caps.pcam, feature_cap_mask.enhanced_features.fld)
1230
1231#define MLX5_CAP_PCAM_REG(mdev, reg) \
1232 MLX5_GET(pcam_reg, (mdev)->caps.pcam, port_access_reg_cap_mask.regs_5000_to_507f.reg)
1233
1234#define MLX5_CAP_MCAM_REG(mdev, reg) \
1235 MLX5_GET(mcam_reg, (mdev)->caps.mcam, mng_access_reg_cap_mask.access_regs.reg)
1236
1237#define MLX5_CAP_MCAM_FEATURE(mdev, fld) \
1238 MLX5_GET(mcam_reg, (mdev)->caps.mcam, mng_feature_cap_mask.enhanced_features.fld)
1239
1240#define MLX5_CAP_QCAM_REG(mdev, fld) \
1241 MLX5_GET(qcam_reg, (mdev)->caps.qcam, qos_access_reg_cap_mask.reg_cap.fld)
1242
1243#define MLX5_CAP_QCAM_FEATURE(mdev, fld) \
1244 MLX5_GET(qcam_reg, (mdev)->caps.qcam, qos_feature_cap_mask.feature_cap.fld)
1245
1246#define MLX5_CAP_FPGA(mdev, cap) \
1247 MLX5_GET(fpga_cap, (mdev)->caps.fpga, cap)
1248
1249#define MLX5_CAP64_FPGA(mdev, cap) \
1250 MLX5_GET64(fpga_cap, (mdev)->caps.fpga, cap)
1251
1252#define MLX5_CAP_DEV_MEM(mdev, cap)\
1253 MLX5_GET(device_mem_cap, mdev->caps.hca_cur[MLX5_CAP_DEV_MEM], cap)
1254
1255#define MLX5_CAP64_DEV_MEM(mdev, cap)\
1256 MLX5_GET64(device_mem_cap, mdev->caps.hca_cur[MLX5_CAP_DEV_MEM], cap)
1257
1258enum {
1259 MLX5_CMD_STAT_OK = 0x0,
1260 MLX5_CMD_STAT_INT_ERR = 0x1,
1261 MLX5_CMD_STAT_BAD_OP_ERR = 0x2,
1262 MLX5_CMD_STAT_BAD_PARAM_ERR = 0x3,
1263 MLX5_CMD_STAT_BAD_SYS_STATE_ERR = 0x4,
1264 MLX5_CMD_STAT_BAD_RES_ERR = 0x5,
1265 MLX5_CMD_STAT_RES_BUSY = 0x6,
1266 MLX5_CMD_STAT_LIM_ERR = 0x8,
1267 MLX5_CMD_STAT_BAD_RES_STATE_ERR = 0x9,
1268 MLX5_CMD_STAT_IX_ERR = 0xa,
1269 MLX5_CMD_STAT_NO_RES_ERR = 0xf,
1270 MLX5_CMD_STAT_BAD_INP_LEN_ERR = 0x50,
1271 MLX5_CMD_STAT_BAD_OUTP_LEN_ERR = 0x51,
1272 MLX5_CMD_STAT_BAD_QP_STATE_ERR = 0x10,
1273 MLX5_CMD_STAT_BAD_PKT_ERR = 0x30,
1274 MLX5_CMD_STAT_BAD_SIZE_OUTS_CQES_ERR = 0x40,
1275};
1276
1277enum {
1278 MLX5_IEEE_802_3_COUNTERS_GROUP = 0x0,
1279 MLX5_RFC_2863_COUNTERS_GROUP = 0x1,
1280 MLX5_RFC_2819_COUNTERS_GROUP = 0x2,
1281 MLX5_RFC_3635_COUNTERS_GROUP = 0x3,
1282 MLX5_ETHERNET_EXTENDED_COUNTERS_GROUP = 0x5,
1283 MLX5_PER_PRIORITY_COUNTERS_GROUP = 0x10,
1284 MLX5_PER_TRAFFIC_CLASS_COUNTERS_GROUP = 0x11,
1285 MLX5_PHYSICAL_LAYER_COUNTERS_GROUP = 0x12,
1286 MLX5_PHYSICAL_LAYER_STATISTICAL_GROUP = 0x16,
1287 MLX5_INFINIBAND_PORT_COUNTERS_GROUP = 0x20,
1288};
1289
1290enum {
1291 MLX5_PCIE_PERFORMANCE_COUNTERS_GROUP = 0x0,
1292};
1293
1294static inline u16 mlx5_to_sw_pkey_sz(int pkey_sz)
1295{
1296 if (pkey_sz > MLX5_MAX_LOG_PKEY_TABLE)
1297 return 0;
1298 return MLX5_MIN_PKEY_TABLE_SIZE << pkey_sz;
1299}
1300
1301#define MLX5_BY_PASS_NUM_REGULAR_PRIOS 16
1302#define MLX5_BY_PASS_NUM_DONT_TRAP_PRIOS 16
1303#define MLX5_BY_PASS_NUM_MULTICAST_PRIOS 1
1304#define MLX5_BY_PASS_NUM_PRIOS (MLX5_BY_PASS_NUM_REGULAR_PRIOS +\
1305 MLX5_BY_PASS_NUM_DONT_TRAP_PRIOS +\
1306 MLX5_BY_PASS_NUM_MULTICAST_PRIOS)
1307
1308#endif /* MLX5_DEVICE_H */