Linux kernel mirror (for testing) git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
kernel os linux
1
fork

Configure Feed

Select the types of activity you want to include in your feed.

at v5.2-rc6 381 lines 11 kB view raw
1// SPDX-License-Identifier: GPL-2.0 2/* 3 * Copyright (c) 2015, The Linux Foundation. All rights reserved. 4 */ 5 6#include <linux/platform_device.h> 7#include "tsens.h" 8 9/* ----- SROT ------ */ 10#define SROT_CTRL_OFF 0x0000 11 12/* ----- TM ------ */ 13#define TM_INT_EN_OFF 0x0000 14#define TM_Sn_UPPER_LOWER_STATUS_CTRL_OFF 0x0004 15#define TM_Sn_STATUS_OFF 0x0030 16#define TM_TRDY_OFF 0x005c 17 18/* eeprom layout data for 8916 */ 19#define MSM8916_BASE0_MASK 0x0000007f 20#define MSM8916_BASE1_MASK 0xfe000000 21#define MSM8916_BASE0_SHIFT 0 22#define MSM8916_BASE1_SHIFT 25 23 24#define MSM8916_S0_P1_MASK 0x00000f80 25#define MSM8916_S1_P1_MASK 0x003e0000 26#define MSM8916_S2_P1_MASK 0xf8000000 27#define MSM8916_S3_P1_MASK 0x000003e0 28#define MSM8916_S4_P1_MASK 0x000f8000 29 30#define MSM8916_S0_P2_MASK 0x0001f000 31#define MSM8916_S1_P2_MASK 0x07c00000 32#define MSM8916_S2_P2_MASK 0x0000001f 33#define MSM8916_S3_P2_MASK 0x00007c00 34#define MSM8916_S4_P2_MASK 0x01f00000 35 36#define MSM8916_S0_P1_SHIFT 7 37#define MSM8916_S1_P1_SHIFT 17 38#define MSM8916_S2_P1_SHIFT 27 39#define MSM8916_S3_P1_SHIFT 5 40#define MSM8916_S4_P1_SHIFT 15 41 42#define MSM8916_S0_P2_SHIFT 12 43#define MSM8916_S1_P2_SHIFT 22 44#define MSM8916_S2_P2_SHIFT 0 45#define MSM8916_S3_P2_SHIFT 10 46#define MSM8916_S4_P2_SHIFT 20 47 48#define MSM8916_CAL_SEL_MASK 0xe0000000 49#define MSM8916_CAL_SEL_SHIFT 29 50 51/* eeprom layout data for 8974 */ 52#define BASE1_MASK 0xff 53#define S0_P1_MASK 0x3f00 54#define S1_P1_MASK 0xfc000 55#define S2_P1_MASK 0x3f00000 56#define S3_P1_MASK 0xfc000000 57#define S4_P1_MASK 0x3f 58#define S5_P1_MASK 0xfc0 59#define S6_P1_MASK 0x3f000 60#define S7_P1_MASK 0xfc0000 61#define S8_P1_MASK 0x3f000000 62#define S8_P1_MASK_BKP 0x3f 63#define S9_P1_MASK 0x3f 64#define S9_P1_MASK_BKP 0xfc0 65#define S10_P1_MASK 0xfc0 66#define S10_P1_MASK_BKP 0x3f000 67#define CAL_SEL_0_1 0xc0000000 68#define CAL_SEL_2 0x40000000 69#define CAL_SEL_SHIFT 30 70#define CAL_SEL_SHIFT_2 28 71 72#define S0_P1_SHIFT 8 73#define S1_P1_SHIFT 14 74#define S2_P1_SHIFT 20 75#define S3_P1_SHIFT 26 76#define S5_P1_SHIFT 6 77#define S6_P1_SHIFT 12 78#define S7_P1_SHIFT 18 79#define S8_P1_SHIFT 24 80#define S9_P1_BKP_SHIFT 6 81#define S10_P1_SHIFT 6 82#define S10_P1_BKP_SHIFT 12 83 84#define BASE2_SHIFT 12 85#define BASE2_BKP_SHIFT 18 86#define S0_P2_SHIFT 20 87#define S0_P2_BKP_SHIFT 26 88#define S1_P2_SHIFT 26 89#define S2_P2_BKP_SHIFT 6 90#define S3_P2_SHIFT 6 91#define S3_P2_BKP_SHIFT 12 92#define S4_P2_SHIFT 12 93#define S4_P2_BKP_SHIFT 18 94#define S5_P2_SHIFT 18 95#define S5_P2_BKP_SHIFT 24 96#define S6_P2_SHIFT 24 97#define S7_P2_BKP_SHIFT 6 98#define S8_P2_SHIFT 6 99#define S8_P2_BKP_SHIFT 12 100#define S9_P2_SHIFT 12 101#define S9_P2_BKP_SHIFT 18 102#define S10_P2_SHIFT 18 103#define S10_P2_BKP_SHIFT 24 104 105#define BASE2_MASK 0xff000 106#define BASE2_BKP_MASK 0xfc0000 107#define S0_P2_MASK 0x3f00000 108#define S0_P2_BKP_MASK 0xfc000000 109#define S1_P2_MASK 0xfc000000 110#define S1_P2_BKP_MASK 0x3f 111#define S2_P2_MASK 0x3f 112#define S2_P2_BKP_MASK 0xfc0 113#define S3_P2_MASK 0xfc0 114#define S3_P2_BKP_MASK 0x3f000 115#define S4_P2_MASK 0x3f000 116#define S4_P2_BKP_MASK 0xfc0000 117#define S5_P2_MASK 0xfc0000 118#define S5_P2_BKP_MASK 0x3f000000 119#define S6_P2_MASK 0x3f000000 120#define S6_P2_BKP_MASK 0x3f 121#define S7_P2_MASK 0x3f 122#define S7_P2_BKP_MASK 0xfc0 123#define S8_P2_MASK 0xfc0 124#define S8_P2_BKP_MASK 0x3f000 125#define S9_P2_MASK 0x3f000 126#define S9_P2_BKP_MASK 0xfc0000 127#define S10_P2_MASK 0xfc0000 128#define S10_P2_BKP_MASK 0x3f000000 129 130#define BKP_SEL 0x3 131#define BKP_REDUN_SEL 0xe0000000 132#define BKP_REDUN_SHIFT 29 133 134#define BIT_APPEND 0x3 135 136static int calibrate_8916(struct tsens_priv *priv) 137{ 138 int base0 = 0, base1 = 0, i; 139 u32 p1[5], p2[5]; 140 int mode = 0; 141 u32 *qfprom_cdata, *qfprom_csel; 142 143 qfprom_cdata = (u32 *)qfprom_read(priv->dev, "calib"); 144 if (IS_ERR(qfprom_cdata)) 145 return PTR_ERR(qfprom_cdata); 146 147 qfprom_csel = (u32 *)qfprom_read(priv->dev, "calib_sel"); 148 if (IS_ERR(qfprom_csel)) 149 return PTR_ERR(qfprom_csel); 150 151 mode = (qfprom_csel[0] & MSM8916_CAL_SEL_MASK) >> MSM8916_CAL_SEL_SHIFT; 152 dev_dbg(priv->dev, "calibration mode is %d\n", mode); 153 154 switch (mode) { 155 case TWO_PT_CALIB: 156 base1 = (qfprom_cdata[1] & MSM8916_BASE1_MASK) >> MSM8916_BASE1_SHIFT; 157 p2[0] = (qfprom_cdata[0] & MSM8916_S0_P2_MASK) >> MSM8916_S0_P2_SHIFT; 158 p2[1] = (qfprom_cdata[0] & MSM8916_S1_P2_MASK) >> MSM8916_S1_P2_SHIFT; 159 p2[2] = (qfprom_cdata[1] & MSM8916_S2_P2_MASK) >> MSM8916_S2_P2_SHIFT; 160 p2[3] = (qfprom_cdata[1] & MSM8916_S3_P2_MASK) >> MSM8916_S3_P2_SHIFT; 161 p2[4] = (qfprom_cdata[1] & MSM8916_S4_P2_MASK) >> MSM8916_S4_P2_SHIFT; 162 for (i = 0; i < priv->num_sensors; i++) 163 p2[i] = ((base1 + p2[i]) << 3); 164 /* Fall through */ 165 case ONE_PT_CALIB2: 166 base0 = (qfprom_cdata[0] & MSM8916_BASE0_MASK); 167 p1[0] = (qfprom_cdata[0] & MSM8916_S0_P1_MASK) >> MSM8916_S0_P1_SHIFT; 168 p1[1] = (qfprom_cdata[0] & MSM8916_S1_P1_MASK) >> MSM8916_S1_P1_SHIFT; 169 p1[2] = (qfprom_cdata[0] & MSM8916_S2_P1_MASK) >> MSM8916_S2_P1_SHIFT; 170 p1[3] = (qfprom_cdata[1] & MSM8916_S3_P1_MASK) >> MSM8916_S3_P1_SHIFT; 171 p1[4] = (qfprom_cdata[1] & MSM8916_S4_P1_MASK) >> MSM8916_S4_P1_SHIFT; 172 for (i = 0; i < priv->num_sensors; i++) 173 p1[i] = (((base0) + p1[i]) << 3); 174 break; 175 default: 176 for (i = 0; i < priv->num_sensors; i++) { 177 p1[i] = 500; 178 p2[i] = 780; 179 } 180 break; 181 } 182 183 compute_intercept_slope(priv, p1, p2, mode); 184 185 return 0; 186} 187 188static int calibrate_8974(struct tsens_priv *priv) 189{ 190 int base1 = 0, base2 = 0, i; 191 u32 p1[11], p2[11]; 192 int mode = 0; 193 u32 *calib, *bkp; 194 u32 calib_redun_sel; 195 196 calib = (u32 *)qfprom_read(priv->dev, "calib"); 197 if (IS_ERR(calib)) 198 return PTR_ERR(calib); 199 200 bkp = (u32 *)qfprom_read(priv->dev, "calib_backup"); 201 if (IS_ERR(bkp)) 202 return PTR_ERR(bkp); 203 204 calib_redun_sel = bkp[1] & BKP_REDUN_SEL; 205 calib_redun_sel >>= BKP_REDUN_SHIFT; 206 207 if (calib_redun_sel == BKP_SEL) { 208 mode = (calib[4] & CAL_SEL_0_1) >> CAL_SEL_SHIFT; 209 mode |= (calib[5] & CAL_SEL_2) >> CAL_SEL_SHIFT_2; 210 211 switch (mode) { 212 case TWO_PT_CALIB: 213 base2 = (bkp[2] & BASE2_BKP_MASK) >> BASE2_BKP_SHIFT; 214 p2[0] = (bkp[2] & S0_P2_BKP_MASK) >> S0_P2_BKP_SHIFT; 215 p2[1] = (bkp[3] & S1_P2_BKP_MASK); 216 p2[2] = (bkp[3] & S2_P2_BKP_MASK) >> S2_P2_BKP_SHIFT; 217 p2[3] = (bkp[3] & S3_P2_BKP_MASK) >> S3_P2_BKP_SHIFT; 218 p2[4] = (bkp[3] & S4_P2_BKP_MASK) >> S4_P2_BKP_SHIFT; 219 p2[5] = (calib[4] & S5_P2_BKP_MASK) >> S5_P2_BKP_SHIFT; 220 p2[6] = (calib[5] & S6_P2_BKP_MASK); 221 p2[7] = (calib[5] & S7_P2_BKP_MASK) >> S7_P2_BKP_SHIFT; 222 p2[8] = (calib[5] & S8_P2_BKP_MASK) >> S8_P2_BKP_SHIFT; 223 p2[9] = (calib[5] & S9_P2_BKP_MASK) >> S9_P2_BKP_SHIFT; 224 p2[10] = (calib[5] & S10_P2_BKP_MASK) >> S10_P2_BKP_SHIFT; 225 /* Fall through */ 226 case ONE_PT_CALIB: 227 case ONE_PT_CALIB2: 228 base1 = bkp[0] & BASE1_MASK; 229 p1[0] = (bkp[0] & S0_P1_MASK) >> S0_P1_SHIFT; 230 p1[1] = (bkp[0] & S1_P1_MASK) >> S1_P1_SHIFT; 231 p1[2] = (bkp[0] & S2_P1_MASK) >> S2_P1_SHIFT; 232 p1[3] = (bkp[0] & S3_P1_MASK) >> S3_P1_SHIFT; 233 p1[4] = (bkp[1] & S4_P1_MASK); 234 p1[5] = (bkp[1] & S5_P1_MASK) >> S5_P1_SHIFT; 235 p1[6] = (bkp[1] & S6_P1_MASK) >> S6_P1_SHIFT; 236 p1[7] = (bkp[1] & S7_P1_MASK) >> S7_P1_SHIFT; 237 p1[8] = (bkp[2] & S8_P1_MASK_BKP) >> S8_P1_SHIFT; 238 p1[9] = (bkp[2] & S9_P1_MASK_BKP) >> S9_P1_BKP_SHIFT; 239 p1[10] = (bkp[2] & S10_P1_MASK_BKP) >> S10_P1_BKP_SHIFT; 240 break; 241 } 242 } else { 243 mode = (calib[1] & CAL_SEL_0_1) >> CAL_SEL_SHIFT; 244 mode |= (calib[3] & CAL_SEL_2) >> CAL_SEL_SHIFT_2; 245 246 switch (mode) { 247 case TWO_PT_CALIB: 248 base2 = (calib[2] & BASE2_MASK) >> BASE2_SHIFT; 249 p2[0] = (calib[2] & S0_P2_MASK) >> S0_P2_SHIFT; 250 p2[1] = (calib[2] & S1_P2_MASK) >> S1_P2_SHIFT; 251 p2[2] = (calib[3] & S2_P2_MASK); 252 p2[3] = (calib[3] & S3_P2_MASK) >> S3_P2_SHIFT; 253 p2[4] = (calib[3] & S4_P2_MASK) >> S4_P2_SHIFT; 254 p2[5] = (calib[3] & S5_P2_MASK) >> S5_P2_SHIFT; 255 p2[6] = (calib[3] & S6_P2_MASK) >> S6_P2_SHIFT; 256 p2[7] = (calib[4] & S7_P2_MASK); 257 p2[8] = (calib[4] & S8_P2_MASK) >> S8_P2_SHIFT; 258 p2[9] = (calib[4] & S9_P2_MASK) >> S9_P2_SHIFT; 259 p2[10] = (calib[4] & S10_P2_MASK) >> S10_P2_SHIFT; 260 /* Fall through */ 261 case ONE_PT_CALIB: 262 case ONE_PT_CALIB2: 263 base1 = calib[0] & BASE1_MASK; 264 p1[0] = (calib[0] & S0_P1_MASK) >> S0_P1_SHIFT; 265 p1[1] = (calib[0] & S1_P1_MASK) >> S1_P1_SHIFT; 266 p1[2] = (calib[0] & S2_P1_MASK) >> S2_P1_SHIFT; 267 p1[3] = (calib[0] & S3_P1_MASK) >> S3_P1_SHIFT; 268 p1[4] = (calib[1] & S4_P1_MASK); 269 p1[5] = (calib[1] & S5_P1_MASK) >> S5_P1_SHIFT; 270 p1[6] = (calib[1] & S6_P1_MASK) >> S6_P1_SHIFT; 271 p1[7] = (calib[1] & S7_P1_MASK) >> S7_P1_SHIFT; 272 p1[8] = (calib[1] & S8_P1_MASK) >> S8_P1_SHIFT; 273 p1[9] = (calib[2] & S9_P1_MASK); 274 p1[10] = (calib[2] & S10_P1_MASK) >> S10_P1_SHIFT; 275 break; 276 } 277 } 278 279 switch (mode) { 280 case ONE_PT_CALIB: 281 for (i = 0; i < priv->num_sensors; i++) 282 p1[i] += (base1 << 2) | BIT_APPEND; 283 break; 284 case TWO_PT_CALIB: 285 for (i = 0; i < priv->num_sensors; i++) { 286 p2[i] += base2; 287 p2[i] <<= 2; 288 p2[i] |= BIT_APPEND; 289 } 290 /* Fall through */ 291 case ONE_PT_CALIB2: 292 for (i = 0; i < priv->num_sensors; i++) { 293 p1[i] += base1; 294 p1[i] <<= 2; 295 p1[i] |= BIT_APPEND; 296 } 297 break; 298 default: 299 for (i = 0; i < priv->num_sensors; i++) 300 p2[i] = 780; 301 p1[0] = 502; 302 p1[1] = 509; 303 p1[2] = 503; 304 p1[3] = 509; 305 p1[4] = 505; 306 p1[5] = 509; 307 p1[6] = 507; 308 p1[7] = 510; 309 p1[8] = 508; 310 p1[9] = 509; 311 p1[10] = 508; 312 break; 313 } 314 315 compute_intercept_slope(priv, p1, p2, mode); 316 317 return 0; 318} 319 320/* v0.1: 8916, 8974 */ 321 322static const struct tsens_features tsens_v0_1_feat = { 323 .ver_major = VER_0_1, 324 .crit_int = 0, 325 .adc = 1, 326 .srot_split = 1, 327 .max_sensors = 11, 328}; 329 330static const struct reg_field tsens_v0_1_regfields[MAX_REGFIELDS] = { 331 /* ----- SROT ------ */ 332 /* No VERSION information */ 333 334 /* CTRL_OFFSET */ 335 [TSENS_EN] = REG_FIELD(SROT_CTRL_OFF, 0, 0), 336 [TSENS_SW_RST] = REG_FIELD(SROT_CTRL_OFF, 1, 1), 337 338 /* ----- TM ------ */ 339 /* INTERRUPT ENABLE */ 340 [INT_EN] = REG_FIELD(TM_INT_EN_OFF, 0, 0), 341 342 /* Sn_STATUS */ 343 REG_FIELD_FOR_EACH_SENSOR11(LAST_TEMP, TM_Sn_STATUS_OFF, 0, 9), 344 /* No VALID field on v0.1 */ 345 REG_FIELD_FOR_EACH_SENSOR11(MIN_STATUS, TM_Sn_STATUS_OFF, 10, 10), 346 REG_FIELD_FOR_EACH_SENSOR11(LOWER_STATUS, TM_Sn_STATUS_OFF, 11, 11), 347 REG_FIELD_FOR_EACH_SENSOR11(UPPER_STATUS, TM_Sn_STATUS_OFF, 12, 12), 348 /* No CRITICAL field on v0.1 */ 349 REG_FIELD_FOR_EACH_SENSOR11(MAX_STATUS, TM_Sn_STATUS_OFF, 13, 13), 350 351 /* TRDY: 1=ready, 0=in progress */ 352 [TRDY] = REG_FIELD(TM_TRDY_OFF, 0, 0), 353}; 354 355static const struct tsens_ops ops_8916 = { 356 .init = init_common, 357 .calibrate = calibrate_8916, 358 .get_temp = get_temp_common, 359}; 360 361const struct tsens_plat_data data_8916 = { 362 .num_sensors = 5, 363 .ops = &ops_8916, 364 .hw_ids = (unsigned int []){0, 1, 2, 4, 5 }, 365 366 .feat = &tsens_v0_1_feat, 367 .fields = tsens_v0_1_regfields, 368}; 369 370static const struct tsens_ops ops_8974 = { 371 .init = init_common, 372 .calibrate = calibrate_8974, 373 .get_temp = get_temp_common, 374}; 375 376const struct tsens_plat_data data_8974 = { 377 .num_sensors = 11, 378 .ops = &ops_8974, 379 .feat = &tsens_v0_1_feat, 380 .fields = tsens_v0_1_regfields, 381};