tjh.dev
Linux kernel mirror (for testing)
git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
kernel
os
linux
1// SPDX-License-Identifier: (GPL-2.0 OR BSD-3-Clause)
2//
3// This file is provided under a dual BSD/GPLv2 license. When using or
4// redistributing this file, you may do so under either license.
5//
6// Copyright(c) 2018 Intel Corporation. All rights reserved.
7//
8// Authors: Liam Girdwood <liam.r.girdwood@linux.intel.com>
9// Ranjani Sridharan <ranjani.sridharan@linux.intel.com>
10// Rander Wang <rander.wang@intel.com>
11// Keyon Jie <yang.jie@linux.intel.com>
12//
13
14/*
15 * Hardware interface for audio DSP on Apollolake and GeminiLake
16 */
17
18#include "../sof-priv.h"
19#include "hda.h"
20
21static const struct snd_sof_debugfs_map apl_dsp_debugfs[] = {
22 {"hda", HDA_DSP_HDA_BAR, 0, 0x4000, SOF_DEBUGFS_ACCESS_ALWAYS},
23 {"pp", HDA_DSP_PP_BAR, 0, 0x1000, SOF_DEBUGFS_ACCESS_ALWAYS},
24 {"dsp", HDA_DSP_BAR, 0, 0x10000, SOF_DEBUGFS_ACCESS_ALWAYS},
25};
26
27/* apollolake ops */
28const struct snd_sof_dsp_ops sof_apl_ops = {
29 /* probe and remove */
30 .probe = hda_dsp_probe,
31 .remove = hda_dsp_remove,
32
33 /* Register IO */
34 .write = sof_io_write,
35 .read = sof_io_read,
36 .write64 = sof_io_write64,
37 .read64 = sof_io_read64,
38
39 /* Block IO */
40 .block_read = sof_block_read,
41 .block_write = sof_block_write,
42
43 /* doorbell */
44 .irq_handler = hda_dsp_ipc_irq_handler,
45 .irq_thread = hda_dsp_ipc_irq_thread,
46
47 /* ipc */
48 .send_msg = hda_dsp_ipc_send_msg,
49 .fw_ready = hda_dsp_ipc_fw_ready,
50
51 .ipc_msg_data = hda_ipc_msg_data,
52 .ipc_pcm_params = hda_ipc_pcm_params,
53
54 /* debug */
55 .debug_map = apl_dsp_debugfs,
56 .debug_map_count = ARRAY_SIZE(apl_dsp_debugfs),
57 .dbg_dump = hda_dsp_dump,
58 .ipc_dump = hda_ipc_dump,
59
60 /* stream callbacks */
61 .pcm_open = hda_dsp_pcm_open,
62 .pcm_close = hda_dsp_pcm_close,
63 .pcm_hw_params = hda_dsp_pcm_hw_params,
64 .pcm_trigger = hda_dsp_pcm_trigger,
65 .pcm_pointer = hda_dsp_pcm_pointer,
66
67 /* firmware loading */
68 .load_firmware = snd_sof_load_firmware_raw,
69
70 /* firmware run */
71 .run = hda_dsp_cl_boot_firmware,
72
73 /* pre/post fw run */
74 .pre_fw_run = hda_dsp_pre_fw_run,
75 .post_fw_run = hda_dsp_post_fw_run,
76
77 /* dsp core power up/down */
78 .core_power_up = hda_dsp_enable_core,
79 .core_power_down = hda_dsp_core_reset_power_down,
80
81 /* trace callback */
82 .trace_init = hda_dsp_trace_init,
83 .trace_release = hda_dsp_trace_release,
84 .trace_trigger = hda_dsp_trace_trigger,
85
86 /* DAI drivers */
87 .drv = skl_dai,
88 .num_drv = SOF_SKL_NUM_DAIS,
89
90 /* PM */
91 .suspend = hda_dsp_suspend,
92 .resume = hda_dsp_resume,
93 .runtime_suspend = hda_dsp_runtime_suspend,
94 .runtime_resume = hda_dsp_runtime_resume,
95 .set_hw_params_upon_resume = hda_dsp_set_hw_params_upon_resume,
96};
97EXPORT_SYMBOL(sof_apl_ops);
98
99const struct sof_intel_dsp_desc apl_chip_info = {
100 /* Apollolake */
101 .cores_num = 2,
102 .init_core_mask = 1,
103 .cores_mask = HDA_DSP_CORE_MASK(0) | HDA_DSP_CORE_MASK(1),
104 .ipc_req = HDA_DSP_REG_HIPCI,
105 .ipc_req_mask = HDA_DSP_REG_HIPCI_BUSY,
106 .ipc_ack = HDA_DSP_REG_HIPCIE,
107 .ipc_ack_mask = HDA_DSP_REG_HIPCIE_DONE,
108 .ipc_ctl = HDA_DSP_REG_HIPCCTL,
109 .rom_init_timeout = 150,
110 .ssp_count = APL_SSP_COUNT,
111 .ssp_base_offset = APL_SSP_BASE_OFFSET,
112};
113EXPORT_SYMBOL(apl_chip_info);