tjh.dev
Linux kernel mirror (for testing)
git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
kernel
os
linux
1/*
2 * at91sam9261.dtsi - Device Tree Include file for AT91SAM9261 SoC
3 *
4 * Copyright (C) 2013 Jean-Jacques Hiblot <jjhiblot@traphandler.com>
5 *
6 * Licensed under GPLv2 only.
7 */
8
9#include <dt-bindings/pinctrl/at91.h>
10#include <dt-bindings/interrupt-controller/irq.h>
11#include <dt-bindings/gpio/gpio.h>
12#include <dt-bindings/clock/at91.h>
13
14/ {
15 #address-cells = <1>;
16 #size-cells = <1>;
17 model = "Atmel AT91SAM9261 family SoC";
18 compatible = "atmel,at91sam9261";
19 interrupt-parent = <&aic>;
20
21 aliases {
22 serial0 = &dbgu;
23 serial1 = &usart0;
24 serial2 = &usart1;
25 serial3 = &usart2;
26 gpio0 = &pioA;
27 gpio1 = &pioB;
28 gpio2 = &pioC;
29 tcb0 = &tcb0;
30 i2c0 = &i2c0;
31 ssc0 = &ssc0;
32 ssc1 = &ssc1;
33 ssc2 = &ssc2;
34 };
35
36 cpus {
37 #address-cells = <0>;
38 #size-cells = <0>;
39
40 cpu {
41 compatible = "arm,arm926ej-s";
42 device_type = "cpu";
43 };
44 };
45
46 memory {
47 device_type = "memory";
48 reg = <0x20000000 0x08000000>;
49 };
50
51 clocks {
52 main_xtal: main_xtal {
53 compatible = "fixed-clock";
54 #clock-cells = <0>;
55 clock-frequency = <0>;
56 };
57
58 slow_xtal: slow_xtal {
59 compatible = "fixed-clock";
60 #clock-cells = <0>;
61 clock-frequency = <0>;
62 };
63 };
64
65 sram: sram@300000 {
66 compatible = "mmio-sram";
67 reg = <0x00300000 0x28000>;
68 };
69
70 ahb {
71 compatible = "simple-bus";
72 #address-cells = <1>;
73 #size-cells = <1>;
74 ranges;
75
76 usb0: ohci@500000 {
77 compatible = "atmel,at91rm9200-ohci", "usb-ohci";
78 reg = <0x00500000 0x100000>;
79 interrupts = <20 IRQ_TYPE_LEVEL_HIGH 2>;
80 clocks = <&pmc PMC_TYPE_PERIPHERAL 20>, <&pmc PMC_TYPE_SYSTEM 16>, <&pmc PMC_TYPE_SYSTEM 6>;
81 clock-names = "ohci_clk", "hclk", "uhpck";
82 status = "disabled";
83 };
84
85 fb0: fb@600000 {
86 compatible = "atmel,at91sam9261-lcdc";
87 reg = <0x00600000 0x1000>;
88 interrupts = <21 IRQ_TYPE_LEVEL_HIGH 3>;
89 pinctrl-names = "default";
90 pinctrl-0 = <&pinctrl_fb>;
91 clocks = <&pmc PMC_TYPE_PERIPHERAL 21>, <&pmc PMC_TYPE_SYSTEM 17>;
92 clock-names = "lcdc_clk", "hclk";
93 status = "disabled";
94 };
95
96 ebi: ebi@10000000 {
97 compatible = "atmel,at91sam9261-ebi";
98 #address-cells = <2>;
99 #size-cells = <1>;
100 atmel,smc = <&smc>;
101 atmel,matrix = <&matrix>;
102 reg = <0x10000000 0x80000000>;
103 ranges = <0x0 0x0 0x10000000 0x10000000
104 0x1 0x0 0x20000000 0x10000000
105 0x2 0x0 0x30000000 0x10000000
106 0x3 0x0 0x40000000 0x10000000
107 0x4 0x0 0x50000000 0x10000000
108 0x5 0x0 0x60000000 0x10000000
109 0x6 0x0 0x70000000 0x10000000
110 0x7 0x0 0x80000000 0x10000000>;
111 clocks = <&pmc PMC_TYPE_CORE PMC_MCK>;
112 status = "disabled";
113
114 nand_controller: nand-controller {
115 compatible = "atmel,at91sam9261-nand-controller";
116 #address-cells = <2>;
117 #size-cells = <1>;
118 ranges;
119 status = "disabled";
120 };
121 };
122
123 apb {
124 compatible = "simple-bus";
125 #address-cells = <1>;
126 #size-cells = <1>;
127 ranges;
128
129 tcb0: timer@fffa0000 {
130 compatible = "atmel,at91rm9200-tcb", "simple-mfd", "syscon";
131 #address-cells = <1>;
132 #size-cells = <0>;
133 reg = <0xfffa0000 0x100>;
134 interrupts = <17 IRQ_TYPE_LEVEL_HIGH 0>,
135 <18 IRQ_TYPE_LEVEL_HIGH 0>,
136 <19 IRQ_TYPE_LEVEL_HIGH 0>;
137 clocks = <&pmc PMC_TYPE_PERIPHERAL 17>, <&pmc PMC_TYPE_PERIPHERAL 18>, <&pmc PMC_TYPE_PERIPHERAL 19>, <&slow_xtal>;
138 clock-names = "t0_clk", "t1_clk", "t2_clk", "slow_clk";
139 };
140
141 usb1: gadget@fffa4000 {
142 compatible = "atmel,at91sam9261-udc";
143 reg = <0xfffa4000 0x4000>;
144 interrupts = <10 IRQ_TYPE_LEVEL_HIGH 2>;
145 clocks = <&pmc PMC_TYPE_PERIPHERAL 10>, <&pmc PMC_TYPE_SYSTEM 7>;
146 clock-names = "pclk", "hclk";
147 atmel,matrix = <&matrix>;
148 status = "disabled";
149 };
150
151 mmc0: mmc@fffa8000 {
152 compatible = "atmel,hsmci";
153 reg = <0xfffa8000 0x600>;
154 interrupts = <9 IRQ_TYPE_LEVEL_HIGH 0>;
155 pinctrl-names = "default";
156 pinctrl-0 = <&pinctrl_mmc0_clk>, <&pinctrl_mmc0_slot0_cmd_dat0>, <&pinctrl_mmc0_slot0_dat1_3>;
157 #address-cells = <1>;
158 #size-cells = <0>;
159 clocks = <&pmc PMC_TYPE_PERIPHERAL 9>;
160 clock-names = "mci_clk";
161 status = "disabled";
162 };
163
164 i2c0: i2c@fffac000 {
165 compatible = "atmel,at91sam9261-i2c";
166 pinctrl-names = "default";
167 pinctrl-0 = <&pinctrl_i2c_twi>;
168 reg = <0xfffac000 0x100>;
169 interrupts = <11 IRQ_TYPE_LEVEL_HIGH 6>;
170 #address-cells = <1>;
171 #size-cells = <0>;
172 clocks = <&pmc PMC_TYPE_PERIPHERAL 11>;
173 status = "disabled";
174 };
175
176 usart0: serial@fffb0000 {
177 compatible = "atmel,at91sam9260-usart";
178 reg = <0xfffb0000 0x200>;
179 interrupts = <6 IRQ_TYPE_LEVEL_HIGH 5>;
180 atmel,use-dma-rx;
181 atmel,use-dma-tx;
182 pinctrl-names = "default";
183 pinctrl-0 = <&pinctrl_usart0>;
184 clocks = <&pmc PMC_TYPE_PERIPHERAL 6>;
185 clock-names = "usart";
186 status = "disabled";
187 };
188
189 usart1: serial@fffb4000 {
190 compatible = "atmel,at91sam9260-usart";
191 reg = <0xfffb4000 0x200>;
192 interrupts = <7 IRQ_TYPE_LEVEL_HIGH 5>;
193 atmel,use-dma-rx;
194 atmel,use-dma-tx;
195 pinctrl-names = "default";
196 pinctrl-0 = <&pinctrl_usart1>;
197 clocks = <&pmc PMC_TYPE_PERIPHERAL 7>;
198 clock-names = "usart";
199 status = "disabled";
200 };
201
202 usart2: serial@fffb8000{
203 compatible = "atmel,at91sam9260-usart";
204 reg = <0xfffb8000 0x200>;
205 interrupts = <8 IRQ_TYPE_LEVEL_HIGH 5>;
206 atmel,use-dma-rx;
207 atmel,use-dma-tx;
208 pinctrl-names = "default";
209 pinctrl-0 = <&pinctrl_usart2>;
210 clocks = <&pmc PMC_TYPE_PERIPHERAL 8>;
211 clock-names = "usart";
212 status = "disabled";
213 };
214
215 ssc0: ssc@fffbc000 {
216 compatible = "atmel,at91rm9200-ssc";
217 reg = <0xfffbc000 0x4000>;
218 interrupts = <14 IRQ_TYPE_LEVEL_HIGH 5>;
219 pinctrl-names = "default";
220 pinctrl-0 = <&pinctrl_ssc0_tx &pinctrl_ssc0_rx>;
221 clocks = <&pmc PMC_TYPE_PERIPHERAL 14>;
222 clock-names = "pclk";
223 status = "disabled";
224 };
225
226 ssc1: ssc@fffc0000 {
227 compatible = "atmel,at91rm9200-ssc";
228 reg = <0xfffc0000 0x4000>;
229 interrupts = <15 IRQ_TYPE_LEVEL_HIGH 5>;
230 pinctrl-names = "default";
231 pinctrl-0 = <&pinctrl_ssc1_tx &pinctrl_ssc1_rx>;
232 clocks = <&pmc PMC_TYPE_PERIPHERAL 15>;
233 clock-names = "pclk";
234 status = "disabled";
235 };
236
237 ssc2: ssc@fffc4000 {
238 compatible = "atmel,at91rm9200-ssc";
239 reg = <0xfffc4000 0x4000>;
240 interrupts = <16 IRQ_TYPE_LEVEL_HIGH 5>;
241 pinctrl-names = "default";
242 pinctrl-0 = <&pinctrl_ssc2_tx &pinctrl_ssc2_rx>;
243 clocks = <&pmc PMC_TYPE_PERIPHERAL 16>;
244 clock-names = "pclk";
245 status = "disabled";
246 };
247
248 spi0: spi@fffc8000 {
249 #address-cells = <1>;
250 #size-cells = <0>;
251 compatible = "atmel,at91rm9200-spi";
252 reg = <0xfffc8000 0x200>;
253 cs-gpios = <0>, <0>, <0>, <0>;
254 interrupts = <12 IRQ_TYPE_LEVEL_HIGH 3>;
255 pinctrl-names = "default";
256 pinctrl-0 = <&pinctrl_spi0>;
257 clocks = <&pmc PMC_TYPE_PERIPHERAL 12>;
258 clock-names = "spi_clk";
259 status = "disabled";
260 };
261
262 spi1: spi@fffcc000 {
263 #address-cells = <1>;
264 #size-cells = <0>;
265 compatible = "atmel,at91rm9200-spi";
266 reg = <0xfffcc000 0x200>;
267 interrupts = <13 IRQ_TYPE_LEVEL_HIGH 3>;
268 pinctrl-names = "default";
269 pinctrl-0 = <&pinctrl_spi1>;
270 clocks = <&pmc PMC_TYPE_PERIPHERAL 13>;
271 clock-names = "spi_clk";
272 status = "disabled";
273 };
274
275 ramc: ramc@ffffea00 {
276 compatible = "atmel,at91sam9260-sdramc";
277 reg = <0xffffea00 0x200>;
278 };
279
280 smc: smc@ffffec00 {
281 compatible = "atmel,at91sam9260-smc", "syscon";
282 reg = <0xffffec00 0x200>;
283 };
284
285 matrix: matrix@ffffee00 {
286 compatible = "atmel,at91sam9261-matrix", "syscon";
287 reg = <0xffffee00 0x200>;
288 };
289
290 aic: interrupt-controller@fffff000 {
291 #interrupt-cells = <3>;
292 compatible = "atmel,at91rm9200-aic";
293 interrupt-controller;
294 reg = <0xfffff000 0x200>;
295 atmel,external-irqs = <29 30 31>;
296 };
297
298 dbgu: serial@fffff200 {
299 compatible = "atmel,at91sam9260-dbgu", "atmel,at91sam9260-usart";
300 reg = <0xfffff200 0x200>;
301 interrupts = <1 IRQ_TYPE_LEVEL_HIGH 7>;
302 pinctrl-names = "default";
303 pinctrl-0 = <&pinctrl_dbgu>;
304 clocks = <&pmc PMC_TYPE_CORE PMC_MCK>;
305 clock-names = "usart";
306 status = "disabled";
307 };
308
309 pinctrl@fffff400 {
310 #address-cells = <1>;
311 #size-cells = <1>;
312 compatible = "atmel,at91rm9200-pinctrl", "simple-bus";
313 ranges = <0xfffff400 0xfffff400 0x600>;
314
315 atmel,mux-mask =
316 /* A B */
317 <0xffffffff 0xfffffff7>, /* pioA */
318 <0xffffffff 0xfffffff4>, /* pioB */
319 <0xffffffff 0xffffff07>; /* pioC */
320
321 /* shared pinctrl settings */
322 dbgu {
323 pinctrl_dbgu: dbgu-0 {
324 atmel,pins =
325 <AT91_PIOA 9 AT91_PERIPH_A AT91_PINCTRL_PULL_UP>,
326 <AT91_PIOA 10 AT91_PERIPH_A AT91_PINCTRL_NONE>;
327 };
328 };
329
330 usart0 {
331 pinctrl_usart0: usart0-0 {
332 atmel,pins =
333 <AT91_PIOC 8 AT91_PERIPH_A AT91_PINCTRL_NONE>,
334 <AT91_PIOC 9 AT91_PERIPH_A AT91_PINCTRL_PULL_UP>;
335 };
336
337 pinctrl_usart0_rts: usart0_rts-0 {
338 atmel,pins =
339 <AT91_PIOC 10 AT91_PERIPH_A AT91_PINCTRL_NONE>;
340 };
341
342 pinctrl_usart0_cts: usart0_cts-0 {
343 atmel,pins =
344 <AT91_PIOC 11 AT91_PERIPH_A AT91_PINCTRL_NONE>;
345 };
346 };
347
348 usart1 {
349 pinctrl_usart1: usart1-0 {
350 atmel,pins =
351 <AT91_PIOC 12 AT91_PERIPH_A AT91_PINCTRL_NONE>,
352 <AT91_PIOC 13 AT91_PERIPH_A AT91_PINCTRL_PULL_UP>;
353 };
354
355 pinctrl_usart1_rts: usart1_rts-0 {
356 atmel,pins =
357 <AT91_PIOA 12 AT91_PERIPH_B AT91_PINCTRL_NONE>;
358 };
359
360 pinctrl_usart1_cts: usart1_cts-0 {
361 atmel,pins =
362 <AT91_PIOA 13 AT91_PERIPH_B AT91_PINCTRL_NONE>;
363 };
364 };
365
366 usart2 {
367 pinctrl_usart2: usart2-0 {
368 atmel,pins =
369 <AT91_PIOC 14 AT91_PERIPH_A AT91_PINCTRL_NONE>,
370 <AT91_PIOC 15 AT91_PERIPH_A AT91_PINCTRL_PULL_UP>;
371 };
372
373 pinctrl_usart2_rts: usart2_rts-0 {
374 atmel,pins =
375 <AT91_PIOA 15 AT91_PERIPH_B AT91_PINCTRL_NONE>;
376 };
377
378 pinctrl_usart2_cts: usart2_cts-0 {
379 atmel,pins =
380 <AT91_PIOA 16 AT91_PERIPH_B AT91_PINCTRL_NONE>;
381 };
382 };
383
384 nand {
385 pinctrl_nand_rb: nand-rb-0 {
386 atmel,pins =
387 <AT91_PIOC 15 AT91_PERIPH_GPIO AT91_PINCTRL_PULL_UP>;
388 };
389
390 pinctrl_nand_cs: nand-cs-0 {
391 atmel,pins =
392 <AT91_PIOC 14 AT91_PERIPH_GPIO AT91_PINCTRL_PULL_UP>;
393 };
394 };
395
396 mmc0 {
397 pinctrl_mmc0_clk: mmc0_clk-0 {
398 atmel,pins =
399 <AT91_PIOA 2 AT91_PERIPH_B AT91_PINCTRL_NONE>;
400 };
401
402 pinctrl_mmc0_slot0_cmd_dat0: mmc0_slot0_cmd_dat0-0 {
403 atmel,pins =
404 <AT91_PIOA 1 AT91_PERIPH_B AT91_PINCTRL_PULL_UP>,
405 <AT91_PIOA 0 AT91_PERIPH_B AT91_PINCTRL_PULL_UP>;
406 };
407
408 pinctrl_mmc0_slot0_dat1_3: mmc0_slot0_dat1_3-0 {
409 atmel,pins =
410 <AT91_PIOA 4 AT91_PERIPH_B AT91_PINCTRL_PULL_UP>,
411 <AT91_PIOA 5 AT91_PERIPH_B AT91_PINCTRL_PULL_UP>,
412 <AT91_PIOA 6 AT91_PERIPH_B AT91_PINCTRL_PULL_UP>;
413 };
414 };
415
416 ssc0 {
417 pinctrl_ssc0_tx: ssc0_tx-0 {
418 atmel,pins =
419 <AT91_PIOB 21 AT91_PERIPH_A AT91_PINCTRL_NONE>,
420 <AT91_PIOB 22 AT91_PERIPH_A AT91_PINCTRL_NONE>,
421 <AT91_PIOB 23 AT91_PERIPH_A AT91_PINCTRL_NONE>;
422 };
423
424 pinctrl_ssc0_rx: ssc0_rx-0 {
425 atmel,pins =
426 <AT91_PIOB 24 AT91_PERIPH_A AT91_PINCTRL_NONE>,
427 <AT91_PIOB 25 AT91_PERIPH_A AT91_PINCTRL_NONE>,
428 <AT91_PIOB 26 AT91_PERIPH_A AT91_PINCTRL_NONE>;
429 };
430 };
431
432 ssc1 {
433 pinctrl_ssc1_tx: ssc1_tx-0 {
434 atmel,pins =
435 <AT91_PIOA 17 AT91_PERIPH_B AT91_PINCTRL_NONE>,
436 <AT91_PIOA 18 AT91_PERIPH_B AT91_PINCTRL_NONE>,
437 <AT91_PIOA 19 AT91_PERIPH_B AT91_PINCTRL_NONE>;
438 };
439
440 pinctrl_ssc1_rx: ssc1_rx-0 {
441 atmel,pins =
442 <AT91_PIOA 20 AT91_PERIPH_B AT91_PINCTRL_NONE>,
443 <AT91_PIOA 21 AT91_PERIPH_B AT91_PINCTRL_NONE>,
444 <AT91_PIOA 22 AT91_PERIPH_B AT91_PINCTRL_NONE>;
445 };
446 };
447
448 ssc2 {
449 pinctrl_ssc2_tx: ssc2_tx-0 {
450 atmel,pins =
451 <AT91_PIOC 25 AT91_PERIPH_B AT91_PINCTRL_NONE>,
452 <AT91_PIOC 26 AT91_PERIPH_B AT91_PINCTRL_NONE>,
453 <AT91_PIOC 27 AT91_PERIPH_B AT91_PINCTRL_NONE>;
454 };
455
456 pinctrl_ssc2_rx: ssc2_rx-0 {
457 atmel,pins =
458 <AT91_PIOC 28 AT91_PERIPH_B AT91_PINCTRL_NONE>,
459 <AT91_PIOC 29 AT91_PERIPH_B AT91_PINCTRL_NONE>,
460 <AT91_PIOC 30 AT91_PERIPH_B AT91_PINCTRL_NONE>;
461 };
462 };
463
464 spi0 {
465 pinctrl_spi0: spi0-0 {
466 atmel,pins =
467 <AT91_PIOA 0 AT91_PERIPH_A AT91_PINCTRL_NONE>,
468 <AT91_PIOA 1 AT91_PERIPH_A AT91_PINCTRL_NONE>,
469 <AT91_PIOA 2 AT91_PERIPH_A AT91_PINCTRL_NONE>;
470 };
471 };
472
473 spi1 {
474 pinctrl_spi1: spi1-0 {
475 atmel,pins =
476 <AT91_PIOB 30 AT91_PERIPH_A AT91_PINCTRL_NONE>,
477 <AT91_PIOB 31 AT91_PERIPH_A AT91_PINCTRL_NONE>,
478 <AT91_PIOB 29 AT91_PERIPH_A AT91_PINCTRL_NONE>;
479 };
480 };
481
482 tcb0 {
483 pinctrl_tcb0_tclk0: tcb0_tclk0-0 {
484 atmel,pins = <AT91_PIOC 16 AT91_PERIPH_B AT91_PINCTRL_NONE>;
485 };
486
487 pinctrl_tcb0_tclk1: tcb0_tclk1-0 {
488 atmel,pins = <AT91_PIOC 17 AT91_PERIPH_B AT91_PINCTRL_NONE>;
489 };
490
491 pinctrl_tcb0_tclk2: tcb0_tclk2-0 {
492 atmel,pins = <AT91_PIOC 18 AT91_PERIPH_B AT91_PINCTRL_NONE>;
493 };
494
495 pinctrl_tcb0_tioa0: tcb0_tioa0-0 {
496 atmel,pins = <AT91_PIOC 19 AT91_PERIPH_B AT91_PINCTRL_NONE>;
497 };
498
499 pinctrl_tcb0_tioa1: tcb0_tioa1-0 {
500 atmel,pins = <AT91_PIOC 21 AT91_PERIPH_B AT91_PINCTRL_NONE>;
501 };
502
503 pinctrl_tcb0_tioa2: tcb0_tioa2-0 {
504 atmel,pins = <AT91_PIOC 23 AT91_PERIPH_B AT91_PINCTRL_NONE>;
505 };
506
507 pinctrl_tcb0_tiob0: tcb0_tiob0-0 {
508 atmel,pins = <AT91_PIOC 20 AT91_PERIPH_B AT91_PINCTRL_NONE>;
509 };
510
511 pinctrl_tcb0_tiob1: tcb0_tiob1-0 {
512 atmel,pins = <AT91_PIOC 22 AT91_PERIPH_B AT91_PINCTRL_NONE>;
513 };
514
515 pinctrl_tcb0_tiob2: tcb0_tiob2-0 {
516 atmel,pins = <AT91_PIOC 24 AT91_PERIPH_B AT91_PINCTRL_NONE>;
517 };
518 };
519
520 i2c0 {
521 pinctrl_i2c_bitbang: i2c-0-bitbang {
522 atmel,pins =
523 <AT91_PIOA 7 AT91_PERIPH_GPIO AT91_PINCTRL_NONE>,
524 <AT91_PIOA 8 AT91_PERIPH_GPIO AT91_PINCTRL_NONE>;
525 };
526 pinctrl_i2c_twi: i2c-0-twi {
527 atmel,pins =
528 <AT91_PIOA 7 AT91_PERIPH_A AT91_PINCTRL_NONE>,
529 <AT91_PIOA 8 AT91_PERIPH_A AT91_PINCTRL_NONE>;
530 };
531 };
532
533 fb {
534 pinctrl_fb: fb-0 {
535 atmel,pins =
536 <AT91_PIOB 1 AT91_PERIPH_A AT91_PINCTRL_NONE>,
537 <AT91_PIOB 2 AT91_PERIPH_A AT91_PINCTRL_NONE>,
538 <AT91_PIOB 3 AT91_PERIPH_A AT91_PINCTRL_NONE>,
539 <AT91_PIOB 7 AT91_PERIPH_A AT91_PINCTRL_NONE>,
540 <AT91_PIOB 8 AT91_PERIPH_A AT91_PINCTRL_NONE>,
541 <AT91_PIOB 9 AT91_PERIPH_A AT91_PINCTRL_NONE>,
542 <AT91_PIOB 10 AT91_PERIPH_A AT91_PINCTRL_NONE>,
543 <AT91_PIOB 11 AT91_PERIPH_A AT91_PINCTRL_NONE>,
544 <AT91_PIOB 12 AT91_PERIPH_A AT91_PINCTRL_NONE>,
545 <AT91_PIOB 15 AT91_PERIPH_A AT91_PINCTRL_NONE>,
546 <AT91_PIOB 16 AT91_PERIPH_A AT91_PINCTRL_NONE>,
547 <AT91_PIOB 17 AT91_PERIPH_A AT91_PINCTRL_NONE>,
548 <AT91_PIOB 18 AT91_PERIPH_A AT91_PINCTRL_NONE>,
549 <AT91_PIOB 19 AT91_PERIPH_A AT91_PINCTRL_NONE>,
550 <AT91_PIOB 20 AT91_PERIPH_A AT91_PINCTRL_NONE>,
551 <AT91_PIOB 23 AT91_PERIPH_B AT91_PINCTRL_NONE>,
552 <AT91_PIOB 24 AT91_PERIPH_B AT91_PINCTRL_NONE>,
553 <AT91_PIOB 25 AT91_PERIPH_B AT91_PINCTRL_NONE>,
554 <AT91_PIOB 26 AT91_PERIPH_B AT91_PINCTRL_NONE>,
555 <AT91_PIOB 27 AT91_PERIPH_B AT91_PINCTRL_NONE>,
556 <AT91_PIOB 28 AT91_PERIPH_B AT91_PINCTRL_NONE>;
557 };
558 };
559
560 pioA: gpio@fffff400 {
561 compatible = "atmel,at91rm9200-gpio";
562 reg = <0xfffff400 0x200>;
563 interrupts = <2 IRQ_TYPE_LEVEL_HIGH 1>;
564 #gpio-cells = <2>;
565 gpio-controller;
566 interrupt-controller;
567 #interrupt-cells = <2>;
568 clocks = <&pmc PMC_TYPE_PERIPHERAL 2>;
569 };
570
571 pioB: gpio@fffff600 {
572 compatible = "atmel,at91rm9200-gpio";
573 reg = <0xfffff600 0x200>;
574 interrupts = <3 IRQ_TYPE_LEVEL_HIGH 1>;
575 #gpio-cells = <2>;
576 gpio-controller;
577 interrupt-controller;
578 #interrupt-cells = <2>;
579 clocks = <&pmc PMC_TYPE_PERIPHERAL 3>;
580 };
581
582 pioC: gpio@fffff800 {
583 compatible = "atmel,at91rm9200-gpio";
584 reg = <0xfffff800 0x200>;
585 interrupts = <4 IRQ_TYPE_LEVEL_HIGH 1>;
586 #gpio-cells = <2>;
587 gpio-controller;
588 interrupt-controller;
589 #interrupt-cells = <2>;
590 clocks = <&pmc PMC_TYPE_PERIPHERAL 4>;
591 };
592 };
593
594 pmc: pmc@fffffc00 {
595 compatible = "atmel,at91sam9261-pmc", "syscon";
596 reg = <0xfffffc00 0x100>;
597 interrupts = <1 IRQ_TYPE_LEVEL_HIGH 7>;
598 #clock-cells = <2>;
599 clocks = <&slow_xtal>, <&main_xtal>;
600 clock-names = "slow_xtal", "main_xtal";
601 };
602
603 rstc@fffffd00 {
604 compatible = "atmel,at91sam9260-rstc";
605 reg = <0xfffffd00 0x10>;
606 clocks = <&slow_xtal>;
607 };
608
609 shdwc@fffffd10 {
610 compatible = "atmel,at91sam9260-shdwc";
611 reg = <0xfffffd10 0x10>;
612 clocks = <&slow_xtal>;
613 };
614
615 pit: timer@fffffd30 {
616 compatible = "atmel,at91sam9260-pit";
617 reg = <0xfffffd30 0xf>;
618 interrupts = <1 IRQ_TYPE_LEVEL_HIGH 7>;
619 clocks = <&pmc PMC_TYPE_CORE PMC_MCK>;
620 };
621
622 rtc@fffffd20 {
623 compatible = "atmel,at91sam9260-rtt";
624 reg = <0xfffffd20 0x10>;
625 interrupts = <1 IRQ_TYPE_LEVEL_HIGH 7>;
626 clocks = <&slow_xtal>;
627 status = "disabled";
628 };
629
630 watchdog@fffffd40 {
631 compatible = "atmel,at91sam9260-wdt";
632 reg = <0xfffffd40 0x10>;
633 interrupts = <1 IRQ_TYPE_LEVEL_HIGH 7>;
634 clocks = <&slow_xtal>;
635 status = "disabled";
636 };
637
638 gpbr: syscon@fffffd50 {
639 compatible = "atmel,at91sam9260-gpbr", "syscon";
640 reg = <0xfffffd50 0x10>;
641 status = "disabled";
642 };
643 };
644 };
645
646 i2c-gpio-0 {
647 compatible = "i2c-gpio";
648 pinctrl-names = "default";
649 pinctrl-0 = <&pinctrl_i2c_bitbang>;
650 gpios = <&pioA 7 GPIO_ACTIVE_HIGH>, /* sda */
651 <&pioA 8 GPIO_ACTIVE_HIGH>; /* scl */
652 i2c-gpio,sda-open-drain;
653 i2c-gpio,scl-open-drain;
654 i2c-gpio,delay-us = <2>; /* ~100 kHz */
655 #address-cells = <1>;
656 #size-cells = <0>;
657 status = "disabled";
658 };
659};