Linux kernel mirror (for testing)
git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
tjh.dev
kernel
os
linux
1/* SPDX-License-Identifier: GPL-2.0-only */
2/*
3 * Copyright (C) 2015 Regents of the University of California
4 */
5
6#ifndef _ASM_RISCV_CACHEFLUSH_H
7#define _ASM_RISCV_CACHEFLUSH_H
8
9#include <linux/mm.h>
10
11static inline void local_flush_icache_all(void)
12{
13 asm volatile ("fence.i" ::: "memory");
14}
15
16#define PG_dcache_clean PG_arch_1
17
18static inline void flush_dcache_page(struct page *page)
19{
20 if (test_bit(PG_dcache_clean, &page->flags))
21 clear_bit(PG_dcache_clean, &page->flags);
22}
23#define ARCH_IMPLEMENTS_FLUSH_DCACHE_PAGE 1
24
25/*
26 * RISC-V doesn't have an instruction to flush parts of the instruction cache,
27 * so instead we just flush the whole thing.
28 */
29#define flush_icache_range(start, end) flush_icache_all()
30#define flush_icache_user_page(vma, pg, addr, len) \
31 flush_icache_mm(vma->vm_mm, 0)
32
33#ifndef CONFIG_SMP
34
35#define flush_icache_all() local_flush_icache_all()
36#define flush_icache_mm(mm, local) flush_icache_all()
37
38#else /* CONFIG_SMP */
39
40void flush_icache_all(void);
41void flush_icache_mm(struct mm_struct *mm, bool local);
42
43#endif /* CONFIG_SMP */
44
45/*
46 * Bits in sys_riscv_flush_icache()'s flags argument.
47 */
48#define SYS_RISCV_FLUSH_ICACHE_LOCAL 1UL
49#define SYS_RISCV_FLUSH_ICACHE_ALL (SYS_RISCV_FLUSH_ICACHE_LOCAL)
50
51#include <asm-generic/cacheflush.h>
52
53#endif /* _ASM_RISCV_CACHEFLUSH_H */