tjh.dev
Linux kernel mirror (for testing)
git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
kernel
os
linux
fork
Configure Feed
Select the types of activity you want to include in your feed.
1/* SPDX-License-Identifier: GPL-2.0 */
2#ifndef __ASM_POWERPC_CPUTABLE_H
3#define __ASM_POWERPC_CPUTABLE_H
4
5
6#include <linux/types.h>
7#include <asm/asm-compat.h>
8#include <asm/feature-fixups.h>
9#include <uapi/asm/cputable.h>
10
11#ifndef __ASSEMBLY__
12
13/* This structure can grow, it's real size is used by head.S code
14 * via the mkdefs mechanism.
15 */
16struct cpu_spec;
17
18typedef void (*cpu_setup_t)(unsigned long offset, struct cpu_spec* spec);
19typedef void (*cpu_restore_t)(void);
20
21enum powerpc_oprofile_type {
22 PPC_OPROFILE_INVALID = 0,
23 PPC_OPROFILE_RS64 = 1,
24 PPC_OPROFILE_POWER4 = 2,
25 PPC_OPROFILE_G4 = 3,
26 PPC_OPROFILE_FSL_EMB = 4,
27 PPC_OPROFILE_CELL = 5,
28 PPC_OPROFILE_PA6T = 6,
29};
30
31enum powerpc_pmc_type {
32 PPC_PMC_DEFAULT = 0,
33 PPC_PMC_IBM = 1,
34 PPC_PMC_PA6T = 2,
35 PPC_PMC_G4 = 3,
36};
37
38struct pt_regs;
39
40extern int machine_check_generic(struct pt_regs *regs);
41extern int machine_check_4xx(struct pt_regs *regs);
42extern int machine_check_440A(struct pt_regs *regs);
43extern int machine_check_e500mc(struct pt_regs *regs);
44extern int machine_check_e500(struct pt_regs *regs);
45extern int machine_check_e200(struct pt_regs *regs);
46extern int machine_check_47x(struct pt_regs *regs);
47int machine_check_8xx(struct pt_regs *regs);
48
49extern void cpu_down_flush_e500v2(void);
50extern void cpu_down_flush_e500mc(void);
51extern void cpu_down_flush_e5500(void);
52extern void cpu_down_flush_e6500(void);
53
54/* NOTE WELL: Update identify_cpu() if fields are added or removed! */
55struct cpu_spec {
56 /* CPU is matched via (PVR & pvr_mask) == pvr_value */
57 unsigned int pvr_mask;
58 unsigned int pvr_value;
59
60 char *cpu_name;
61 unsigned long cpu_features; /* Kernel features */
62 unsigned int cpu_user_features; /* Userland features */
63 unsigned int cpu_user_features2; /* Userland features v2 */
64 unsigned int mmu_features; /* MMU features */
65
66 /* cache line sizes */
67 unsigned int icache_bsize;
68 unsigned int dcache_bsize;
69
70 /* flush caches inside the current cpu */
71 void (*cpu_down_flush)(void);
72
73 /* number of performance monitor counters */
74 unsigned int num_pmcs;
75 enum powerpc_pmc_type pmc_type;
76
77 /* this is called to initialize various CPU bits like L1 cache,
78 * BHT, SPD, etc... from head.S before branching to identify_machine
79 */
80 cpu_setup_t cpu_setup;
81 /* Used to restore cpu setup on secondary processors and at resume */
82 cpu_restore_t cpu_restore;
83
84 /* Used by oprofile userspace to select the right counters */
85 char *oprofile_cpu_type;
86
87 /* Processor specific oprofile operations */
88 enum powerpc_oprofile_type oprofile_type;
89
90 /* Bit locations inside the mmcra change */
91 unsigned long oprofile_mmcra_sihv;
92 unsigned long oprofile_mmcra_sipr;
93
94 /* Bits to clear during an oprofile exception */
95 unsigned long oprofile_mmcra_clear;
96
97 /* Name of processor class, for the ELF AT_PLATFORM entry */
98 char *platform;
99
100 /* Processor specific machine check handling. Return negative
101 * if the error is fatal, 1 if it was fully recovered and 0 to
102 * pass up (not CPU originated) */
103 int (*machine_check)(struct pt_regs *regs);
104
105 /*
106 * Processor specific early machine check handler which is
107 * called in real mode to handle SLB and TLB errors.
108 */
109 long (*machine_check_early)(struct pt_regs *regs);
110};
111
112extern struct cpu_spec *cur_cpu_spec;
113
114extern unsigned int __start___ftr_fixup, __stop___ftr_fixup;
115
116extern void set_cur_cpu_spec(struct cpu_spec *s);
117extern struct cpu_spec *identify_cpu(unsigned long offset, unsigned int pvr);
118extern void identify_cpu_name(unsigned int pvr);
119extern void do_feature_fixups(unsigned long value, void *fixup_start,
120 void *fixup_end);
121
122extern const char *powerpc_base_platform;
123
124#ifdef CONFIG_JUMP_LABEL_FEATURE_CHECKS
125extern void cpu_feature_keys_init(void);
126#else
127static inline void cpu_feature_keys_init(void) { }
128#endif
129
130#endif /* __ASSEMBLY__ */
131
132/* CPU kernel features */
133
134/* Definitions for features that we have on both 32-bit and 64-bit chips */
135#define CPU_FTR_COHERENT_ICACHE ASM_CONST(0x00000001)
136#define CPU_FTR_ALTIVEC ASM_CONST(0x00000002)
137#define CPU_FTR_DBELL ASM_CONST(0x00000004)
138#define CPU_FTR_CAN_NAP ASM_CONST(0x00000008)
139#define CPU_FTR_DEBUG_LVL_EXC ASM_CONST(0x00000010)
140#define CPU_FTR_NODSISRALIGN ASM_CONST(0x00000020)
141#define CPU_FTR_FPU_UNAVAILABLE ASM_CONST(0x00000040)
142#define CPU_FTR_LWSYNC ASM_CONST(0x00000080)
143#define CPU_FTR_NOEXECUTE ASM_CONST(0x00000100)
144#define CPU_FTR_EMB_HV ASM_CONST(0x00000200)
145
146/* Definitions for features that only exist on 32-bit chips */
147#ifdef CONFIG_PPC32
148#define CPU_FTR_601 ASM_CONST(0x00001000)
149#define CPU_FTR_L2CR ASM_CONST(0x00002000)
150#define CPU_FTR_SPEC7450 ASM_CONST(0x00004000)
151#define CPU_FTR_TAU ASM_CONST(0x00008000)
152#define CPU_FTR_CAN_DOZE ASM_CONST(0x00010000)
153#define CPU_FTR_USE_RTC ASM_CONST(0x00020000)
154#define CPU_FTR_L3CR ASM_CONST(0x00040000)
155#define CPU_FTR_L3_DISABLE_NAP ASM_CONST(0x00080000)
156#define CPU_FTR_NAP_DISABLE_L2_PR ASM_CONST(0x00100000)
157#define CPU_FTR_DUAL_PLL_750FX ASM_CONST(0x00200000)
158#define CPU_FTR_NO_DPM ASM_CONST(0x00400000)
159#define CPU_FTR_476_DD2 ASM_CONST(0x00800000)
160#define CPU_FTR_NEED_COHERENT ASM_CONST(0x01000000)
161#define CPU_FTR_NO_BTIC ASM_CONST(0x02000000)
162#define CPU_FTR_PPC_LE ASM_CONST(0x04000000)
163#define CPU_FTR_UNIFIED_ID_CACHE ASM_CONST(0x08000000)
164#define CPU_FTR_SPE ASM_CONST(0x10000000)
165#define CPU_FTR_NEED_PAIRED_STWCX ASM_CONST(0x20000000)
166#define CPU_FTR_INDEXED_DCR ASM_CONST(0x40000000)
167
168#else /* CONFIG_PPC32 */
169/* Define these to 0 for the sake of tests in common code */
170#define CPU_FTR_601 (0)
171#define CPU_FTR_PPC_LE (0)
172#endif
173
174/*
175 * Definitions for the 64-bit processor unique features;
176 * on 32-bit, make the names available but defined to be 0.
177 */
178#ifdef __powerpc64__
179#define LONG_ASM_CONST(x) ASM_CONST(x)
180#else
181#define LONG_ASM_CONST(x) 0
182#endif
183
184#define CPU_FTR_REAL_LE LONG_ASM_CONST(0x0000000000001000)
185#define CPU_FTR_HVMODE LONG_ASM_CONST(0x0000000000002000)
186#define CPU_FTR_ARCH_206 LONG_ASM_CONST(0x0000000000008000)
187#define CPU_FTR_ARCH_207S LONG_ASM_CONST(0x0000000000010000)
188#define CPU_FTR_ARCH_300 LONG_ASM_CONST(0x0000000000020000)
189#define CPU_FTR_MMCRA LONG_ASM_CONST(0x0000000000040000)
190#define CPU_FTR_CTRL LONG_ASM_CONST(0x0000000000080000)
191#define CPU_FTR_SMT LONG_ASM_CONST(0x0000000000100000)
192#define CPU_FTR_PAUSE_ZERO LONG_ASM_CONST(0x0000000000200000)
193#define CPU_FTR_PURR LONG_ASM_CONST(0x0000000000400000)
194#define CPU_FTR_CELL_TB_BUG LONG_ASM_CONST(0x0000000000800000)
195#define CPU_FTR_SPURR LONG_ASM_CONST(0x0000000001000000)
196#define CPU_FTR_DSCR LONG_ASM_CONST(0x0000000002000000)
197#define CPU_FTR_VSX LONG_ASM_CONST(0x0000000004000000)
198#define CPU_FTR_SAO LONG_ASM_CONST(0x0000000008000000)
199#define CPU_FTR_CP_USE_DCBTZ LONG_ASM_CONST(0x0000000010000000)
200#define CPU_FTR_UNALIGNED_LD_STD LONG_ASM_CONST(0x0000000020000000)
201#define CPU_FTR_ASYM_SMT LONG_ASM_CONST(0x0000000040000000)
202#define CPU_FTR_STCX_CHECKS_ADDRESS LONG_ASM_CONST(0x0000000080000000)
203#define CPU_FTR_POPCNTB LONG_ASM_CONST(0x0000000100000000)
204#define CPU_FTR_POPCNTD LONG_ASM_CONST(0x0000000200000000)
205#define CPU_FTR_PKEY LONG_ASM_CONST(0x0000000400000000)
206#define CPU_FTR_VMX_COPY LONG_ASM_CONST(0x0000000800000000)
207#define CPU_FTR_TM LONG_ASM_CONST(0x0000001000000000)
208#define CPU_FTR_CFAR LONG_ASM_CONST(0x0000002000000000)
209#define CPU_FTR_HAS_PPR LONG_ASM_CONST(0x0000004000000000)
210#define CPU_FTR_DAWR LONG_ASM_CONST(0x0000008000000000)
211#define CPU_FTR_DABRX LONG_ASM_CONST(0x0000010000000000)
212#define CPU_FTR_PMAO_BUG LONG_ASM_CONST(0x0000020000000000)
213#define CPU_FTR_POWER9_DD1 LONG_ASM_CONST(0x0000040000000000)
214#define CPU_FTR_POWER9_DD2_1 LONG_ASM_CONST(0x0000080000000000)
215#define CPU_FTR_P9_TM_HV_ASSIST LONG_ASM_CONST(0x0000100000000000)
216#define CPU_FTR_P9_TM_XER_SO_BUG LONG_ASM_CONST(0x0000200000000000)
217#define CPU_FTR_P9_TLBIE_BUG LONG_ASM_CONST(0x0000400000000000)
218#define CPU_FTR_P9_TIDR LONG_ASM_CONST(0x0000800000000000)
219
220#ifndef __ASSEMBLY__
221
222#define CPU_FTR_PPCAS_ARCH_V2 (CPU_FTR_NOEXECUTE | CPU_FTR_NODSISRALIGN)
223
224#define MMU_FTR_PPCAS_ARCH_V2 (MMU_FTR_TLBIEL | MMU_FTR_16M_PAGE)
225
226/* We only set the altivec features if the kernel was compiled with altivec
227 * support
228 */
229#ifdef CONFIG_ALTIVEC
230#define CPU_FTR_ALTIVEC_COMP CPU_FTR_ALTIVEC
231#define PPC_FEATURE_HAS_ALTIVEC_COMP PPC_FEATURE_HAS_ALTIVEC
232#else
233#define CPU_FTR_ALTIVEC_COMP 0
234#define PPC_FEATURE_HAS_ALTIVEC_COMP 0
235#endif
236
237/* We only set the VSX features if the kernel was compiled with VSX
238 * support
239 */
240#ifdef CONFIG_VSX
241#define CPU_FTR_VSX_COMP CPU_FTR_VSX
242#define PPC_FEATURE_HAS_VSX_COMP PPC_FEATURE_HAS_VSX
243#else
244#define CPU_FTR_VSX_COMP 0
245#define PPC_FEATURE_HAS_VSX_COMP 0
246#endif
247
248/* We only set the spe features if the kernel was compiled with spe
249 * support
250 */
251#ifdef CONFIG_SPE
252#define CPU_FTR_SPE_COMP CPU_FTR_SPE
253#define PPC_FEATURE_HAS_SPE_COMP PPC_FEATURE_HAS_SPE
254#define PPC_FEATURE_HAS_EFP_SINGLE_COMP PPC_FEATURE_HAS_EFP_SINGLE
255#define PPC_FEATURE_HAS_EFP_DOUBLE_COMP PPC_FEATURE_HAS_EFP_DOUBLE
256#else
257#define CPU_FTR_SPE_COMP 0
258#define PPC_FEATURE_HAS_SPE_COMP 0
259#define PPC_FEATURE_HAS_EFP_SINGLE_COMP 0
260#define PPC_FEATURE_HAS_EFP_DOUBLE_COMP 0
261#endif
262
263/* We only set the TM feature if the kernel was compiled with TM supprt */
264#ifdef CONFIG_PPC_TRANSACTIONAL_MEM
265#define CPU_FTR_TM_COMP CPU_FTR_TM
266#define PPC_FEATURE2_HTM_COMP PPC_FEATURE2_HTM
267#define PPC_FEATURE2_HTM_NOSC_COMP PPC_FEATURE2_HTM_NOSC
268#else
269#define CPU_FTR_TM_COMP 0
270#define PPC_FEATURE2_HTM_COMP 0
271#define PPC_FEATURE2_HTM_NOSC_COMP 0
272#endif
273
274/* We need to mark all pages as being coherent if we're SMP or we have a
275 * 74[45]x and an MPC107 host bridge. Also 83xx and PowerQUICC II
276 * require it for PCI "streaming/prefetch" to work properly.
277 * This is also required by 52xx family.
278 */
279#if defined(CONFIG_SMP) || defined(CONFIG_MPC10X_BRIDGE) \
280 || defined(CONFIG_PPC_83xx) || defined(CONFIG_8260) \
281 || defined(CONFIG_PPC_MPC52xx)
282#define CPU_FTR_COMMON CPU_FTR_NEED_COHERENT
283#else
284#define CPU_FTR_COMMON 0
285#endif
286
287/* The powersave features NAP & DOZE seems to confuse BDI when
288 debugging. So if a BDI is used, disable theses
289 */
290#ifndef CONFIG_BDI_SWITCH
291#define CPU_FTR_MAYBE_CAN_DOZE CPU_FTR_CAN_DOZE
292#define CPU_FTR_MAYBE_CAN_NAP CPU_FTR_CAN_NAP
293#else
294#define CPU_FTR_MAYBE_CAN_DOZE 0
295#define CPU_FTR_MAYBE_CAN_NAP 0
296#endif
297
298#define CPU_FTRS_PPC601 (CPU_FTR_COMMON | CPU_FTR_601 | \
299 CPU_FTR_COHERENT_ICACHE | CPU_FTR_UNIFIED_ID_CACHE | CPU_FTR_USE_RTC)
300#define CPU_FTRS_603 (CPU_FTR_COMMON | CPU_FTR_MAYBE_CAN_DOZE | \
301 CPU_FTR_MAYBE_CAN_NAP | CPU_FTR_PPC_LE)
302#define CPU_FTRS_604 (CPU_FTR_COMMON | CPU_FTR_PPC_LE)
303#define CPU_FTRS_740_NOTAU (CPU_FTR_COMMON | \
304 CPU_FTR_MAYBE_CAN_DOZE | CPU_FTR_L2CR | \
305 CPU_FTR_MAYBE_CAN_NAP | CPU_FTR_PPC_LE)
306#define CPU_FTRS_740 (CPU_FTR_COMMON | \
307 CPU_FTR_MAYBE_CAN_DOZE | CPU_FTR_L2CR | \
308 CPU_FTR_TAU | CPU_FTR_MAYBE_CAN_NAP | \
309 CPU_FTR_PPC_LE)
310#define CPU_FTRS_750 (CPU_FTR_COMMON | \
311 CPU_FTR_MAYBE_CAN_DOZE | CPU_FTR_L2CR | \
312 CPU_FTR_TAU | CPU_FTR_MAYBE_CAN_NAP | \
313 CPU_FTR_PPC_LE)
314#define CPU_FTRS_750CL (CPU_FTRS_750)
315#define CPU_FTRS_750FX1 (CPU_FTRS_750 | CPU_FTR_DUAL_PLL_750FX | CPU_FTR_NO_DPM)
316#define CPU_FTRS_750FX2 (CPU_FTRS_750 | CPU_FTR_NO_DPM)
317#define CPU_FTRS_750FX (CPU_FTRS_750 | CPU_FTR_DUAL_PLL_750FX)
318#define CPU_FTRS_750GX (CPU_FTRS_750FX)
319#define CPU_FTRS_7400_NOTAU (CPU_FTR_COMMON | \
320 CPU_FTR_MAYBE_CAN_DOZE | CPU_FTR_L2CR | \
321 CPU_FTR_ALTIVEC_COMP | \
322 CPU_FTR_MAYBE_CAN_NAP | CPU_FTR_PPC_LE)
323#define CPU_FTRS_7400 (CPU_FTR_COMMON | \
324 CPU_FTR_MAYBE_CAN_DOZE | CPU_FTR_L2CR | \
325 CPU_FTR_TAU | CPU_FTR_ALTIVEC_COMP | \
326 CPU_FTR_MAYBE_CAN_NAP | CPU_FTR_PPC_LE)
327#define CPU_FTRS_7450_20 (CPU_FTR_COMMON | \
328 CPU_FTR_L2CR | CPU_FTR_ALTIVEC_COMP | \
329 CPU_FTR_L3CR | CPU_FTR_SPEC7450 | \
330 CPU_FTR_NEED_COHERENT | CPU_FTR_PPC_LE | CPU_FTR_NEED_PAIRED_STWCX)
331#define CPU_FTRS_7450_21 (CPU_FTR_COMMON | \
332 CPU_FTR_MAYBE_CAN_NAP | CPU_FTR_L2CR | CPU_FTR_ALTIVEC_COMP | \
333 CPU_FTR_L3CR | CPU_FTR_SPEC7450 | \
334 CPU_FTR_NAP_DISABLE_L2_PR | CPU_FTR_L3_DISABLE_NAP | \
335 CPU_FTR_NEED_COHERENT | CPU_FTR_PPC_LE | CPU_FTR_NEED_PAIRED_STWCX)
336#define CPU_FTRS_7450_23 (CPU_FTR_COMMON | \
337 CPU_FTR_NEED_PAIRED_STWCX | \
338 CPU_FTR_MAYBE_CAN_NAP | CPU_FTR_L2CR | CPU_FTR_ALTIVEC_COMP | \
339 CPU_FTR_L3CR | CPU_FTR_SPEC7450 | \
340 CPU_FTR_NAP_DISABLE_L2_PR | CPU_FTR_NEED_COHERENT | CPU_FTR_PPC_LE)
341#define CPU_FTRS_7455_1 (CPU_FTR_COMMON | \
342 CPU_FTR_NEED_PAIRED_STWCX | \
343 CPU_FTR_L2CR | CPU_FTR_ALTIVEC_COMP | CPU_FTR_L3CR | \
344 CPU_FTR_SPEC7450 | CPU_FTR_NEED_COHERENT | CPU_FTR_PPC_LE)
345#define CPU_FTRS_7455_20 (CPU_FTR_COMMON | \
346 CPU_FTR_NEED_PAIRED_STWCX | \
347 CPU_FTR_MAYBE_CAN_NAP | CPU_FTR_L2CR | CPU_FTR_ALTIVEC_COMP | \
348 CPU_FTR_L3CR | CPU_FTR_SPEC7450 | \
349 CPU_FTR_NAP_DISABLE_L2_PR | CPU_FTR_L3_DISABLE_NAP | \
350 CPU_FTR_NEED_COHERENT | CPU_FTR_PPC_LE)
351#define CPU_FTRS_7455 (CPU_FTR_COMMON | \
352 CPU_FTR_MAYBE_CAN_NAP | CPU_FTR_L2CR | CPU_FTR_ALTIVEC_COMP | \
353 CPU_FTR_L3CR | CPU_FTR_SPEC7450 | CPU_FTR_NAP_DISABLE_L2_PR | \
354 CPU_FTR_NEED_COHERENT | CPU_FTR_PPC_LE | CPU_FTR_NEED_PAIRED_STWCX)
355#define CPU_FTRS_7447_10 (CPU_FTR_COMMON | \
356 CPU_FTR_MAYBE_CAN_NAP | CPU_FTR_L2CR | CPU_FTR_ALTIVEC_COMP | \
357 CPU_FTR_L3CR | CPU_FTR_SPEC7450 | CPU_FTR_NAP_DISABLE_L2_PR | \
358 CPU_FTR_NEED_COHERENT | CPU_FTR_NO_BTIC | CPU_FTR_PPC_LE | \
359 CPU_FTR_NEED_PAIRED_STWCX)
360#define CPU_FTRS_7447 (CPU_FTR_COMMON | \
361 CPU_FTR_MAYBE_CAN_NAP | CPU_FTR_L2CR | CPU_FTR_ALTIVEC_COMP | \
362 CPU_FTR_L3CR | CPU_FTR_SPEC7450 | CPU_FTR_NAP_DISABLE_L2_PR | \
363 CPU_FTR_NEED_COHERENT | CPU_FTR_PPC_LE | CPU_FTR_NEED_PAIRED_STWCX)
364#define CPU_FTRS_7447A (CPU_FTR_COMMON | \
365 CPU_FTR_MAYBE_CAN_NAP | CPU_FTR_L2CR | CPU_FTR_ALTIVEC_COMP | \
366 CPU_FTR_SPEC7450 | CPU_FTR_NAP_DISABLE_L2_PR | \
367 CPU_FTR_NEED_COHERENT | CPU_FTR_PPC_LE | CPU_FTR_NEED_PAIRED_STWCX)
368#define CPU_FTRS_7448 (CPU_FTR_COMMON | \
369 CPU_FTR_MAYBE_CAN_NAP | CPU_FTR_L2CR | CPU_FTR_ALTIVEC_COMP | \
370 CPU_FTR_SPEC7450 | CPU_FTR_NAP_DISABLE_L2_PR | \
371 CPU_FTR_PPC_LE | CPU_FTR_NEED_PAIRED_STWCX)
372#define CPU_FTRS_82XX (CPU_FTR_COMMON | CPU_FTR_MAYBE_CAN_DOZE)
373#define CPU_FTRS_G2_LE (CPU_FTR_COMMON | CPU_FTR_MAYBE_CAN_DOZE | \
374 CPU_FTR_MAYBE_CAN_NAP)
375#define CPU_FTRS_E300 (CPU_FTR_MAYBE_CAN_DOZE | \
376 CPU_FTR_MAYBE_CAN_NAP | \
377 CPU_FTR_COMMON)
378#define CPU_FTRS_E300C2 (CPU_FTR_MAYBE_CAN_DOZE | \
379 CPU_FTR_MAYBE_CAN_NAP | \
380 CPU_FTR_COMMON | CPU_FTR_FPU_UNAVAILABLE)
381#define CPU_FTRS_CLASSIC32 (CPU_FTR_COMMON)
382#define CPU_FTRS_8XX (CPU_FTR_NOEXECUTE)
383#define CPU_FTRS_40X (CPU_FTR_NODSISRALIGN | CPU_FTR_NOEXECUTE)
384#define CPU_FTRS_44X (CPU_FTR_NODSISRALIGN | CPU_FTR_NOEXECUTE)
385#define CPU_FTRS_440x6 (CPU_FTR_NODSISRALIGN | CPU_FTR_NOEXECUTE | \
386 CPU_FTR_INDEXED_DCR)
387#define CPU_FTRS_47X (CPU_FTRS_440x6)
388#define CPU_FTRS_E200 (CPU_FTR_SPE_COMP | \
389 CPU_FTR_NODSISRALIGN | CPU_FTR_COHERENT_ICACHE | \
390 CPU_FTR_UNIFIED_ID_CACHE | CPU_FTR_NOEXECUTE | \
391 CPU_FTR_DEBUG_LVL_EXC)
392#define CPU_FTRS_E500 (CPU_FTR_MAYBE_CAN_DOZE | \
393 CPU_FTR_SPE_COMP | CPU_FTR_MAYBE_CAN_NAP | CPU_FTR_NODSISRALIGN | \
394 CPU_FTR_NOEXECUTE)
395#define CPU_FTRS_E500_2 (CPU_FTR_MAYBE_CAN_DOZE | \
396 CPU_FTR_SPE_COMP | CPU_FTR_MAYBE_CAN_NAP | \
397 CPU_FTR_NODSISRALIGN | CPU_FTR_NOEXECUTE)
398#define CPU_FTRS_E500MC (CPU_FTR_NODSISRALIGN | \
399 CPU_FTR_LWSYNC | CPU_FTR_NOEXECUTE | \
400 CPU_FTR_DBELL | CPU_FTR_DEBUG_LVL_EXC | CPU_FTR_EMB_HV)
401/*
402 * e5500/e6500 erratum A-006958 is a timebase bug that can use the
403 * same workaround as CPU_FTR_CELL_TB_BUG.
404 */
405#define CPU_FTRS_E5500 (CPU_FTR_NODSISRALIGN | \
406 CPU_FTR_LWSYNC | CPU_FTR_NOEXECUTE | \
407 CPU_FTR_DBELL | CPU_FTR_POPCNTB | CPU_FTR_POPCNTD | \
408 CPU_FTR_DEBUG_LVL_EXC | CPU_FTR_EMB_HV | CPU_FTR_CELL_TB_BUG)
409#define CPU_FTRS_E6500 (CPU_FTR_NODSISRALIGN | \
410 CPU_FTR_LWSYNC | CPU_FTR_NOEXECUTE | \
411 CPU_FTR_DBELL | CPU_FTR_POPCNTB | CPU_FTR_POPCNTD | \
412 CPU_FTR_DEBUG_LVL_EXC | CPU_FTR_EMB_HV | CPU_FTR_ALTIVEC_COMP | \
413 CPU_FTR_CELL_TB_BUG | CPU_FTR_SMT)
414#define CPU_FTRS_GENERIC_32 (CPU_FTR_COMMON | CPU_FTR_NODSISRALIGN)
415
416/* 64-bit CPUs */
417#define CPU_FTRS_PPC970 (CPU_FTR_LWSYNC | \
418 CPU_FTR_PPCAS_ARCH_V2 | CPU_FTR_CTRL | \
419 CPU_FTR_ALTIVEC_COMP | CPU_FTR_CAN_NAP | CPU_FTR_MMCRA | \
420 CPU_FTR_CP_USE_DCBTZ | CPU_FTR_STCX_CHECKS_ADDRESS | \
421 CPU_FTR_HVMODE | CPU_FTR_DABRX)
422#define CPU_FTRS_POWER5 (CPU_FTR_LWSYNC | \
423 CPU_FTR_PPCAS_ARCH_V2 | CPU_FTR_CTRL | \
424 CPU_FTR_MMCRA | CPU_FTR_SMT | \
425 CPU_FTR_COHERENT_ICACHE | CPU_FTR_PURR | \
426 CPU_FTR_STCX_CHECKS_ADDRESS | CPU_FTR_POPCNTB | CPU_FTR_DABRX)
427#define CPU_FTRS_POWER6 (CPU_FTR_LWSYNC | \
428 CPU_FTR_PPCAS_ARCH_V2 | CPU_FTR_CTRL | \
429 CPU_FTR_MMCRA | CPU_FTR_SMT | \
430 CPU_FTR_COHERENT_ICACHE | \
431 CPU_FTR_PURR | CPU_FTR_SPURR | CPU_FTR_REAL_LE | \
432 CPU_FTR_DSCR | CPU_FTR_UNALIGNED_LD_STD | \
433 CPU_FTR_STCX_CHECKS_ADDRESS | CPU_FTR_POPCNTB | CPU_FTR_CFAR | \
434 CPU_FTR_DABRX)
435#define CPU_FTRS_POWER7 (CPU_FTR_LWSYNC | \
436 CPU_FTR_PPCAS_ARCH_V2 | CPU_FTR_CTRL | CPU_FTR_ARCH_206 |\
437 CPU_FTR_MMCRA | CPU_FTR_SMT | \
438 CPU_FTR_COHERENT_ICACHE | \
439 CPU_FTR_PURR | CPU_FTR_SPURR | CPU_FTR_REAL_LE | \
440 CPU_FTR_DSCR | CPU_FTR_SAO | CPU_FTR_ASYM_SMT | \
441 CPU_FTR_STCX_CHECKS_ADDRESS | CPU_FTR_POPCNTB | CPU_FTR_POPCNTD | \
442 CPU_FTR_CFAR | CPU_FTR_HVMODE | \
443 CPU_FTR_VMX_COPY | CPU_FTR_HAS_PPR | CPU_FTR_DABRX | CPU_FTR_PKEY)
444#define CPU_FTRS_POWER8 (CPU_FTR_LWSYNC | \
445 CPU_FTR_PPCAS_ARCH_V2 | CPU_FTR_CTRL | CPU_FTR_ARCH_206 |\
446 CPU_FTR_MMCRA | CPU_FTR_SMT | \
447 CPU_FTR_COHERENT_ICACHE | \
448 CPU_FTR_PURR | CPU_FTR_SPURR | CPU_FTR_REAL_LE | \
449 CPU_FTR_DSCR | CPU_FTR_SAO | \
450 CPU_FTR_STCX_CHECKS_ADDRESS | CPU_FTR_POPCNTB | CPU_FTR_POPCNTD | \
451 CPU_FTR_CFAR | CPU_FTR_HVMODE | CPU_FTR_VMX_COPY | \
452 CPU_FTR_DBELL | CPU_FTR_HAS_PPR | CPU_FTR_DAWR | \
453 CPU_FTR_ARCH_207S | CPU_FTR_TM_COMP | CPU_FTR_PKEY)
454#define CPU_FTRS_POWER8E (CPU_FTRS_POWER8 | CPU_FTR_PMAO_BUG)
455#define CPU_FTRS_POWER8_DD1 (CPU_FTRS_POWER8 & ~CPU_FTR_DBELL)
456#define CPU_FTRS_POWER9 (CPU_FTR_LWSYNC | \
457 CPU_FTR_PPCAS_ARCH_V2 | CPU_FTR_CTRL | CPU_FTR_ARCH_206 |\
458 CPU_FTR_MMCRA | CPU_FTR_SMT | \
459 CPU_FTR_COHERENT_ICACHE | \
460 CPU_FTR_PURR | CPU_FTR_SPURR | CPU_FTR_REAL_LE | \
461 CPU_FTR_DSCR | CPU_FTR_SAO | \
462 CPU_FTR_STCX_CHECKS_ADDRESS | CPU_FTR_POPCNTB | CPU_FTR_POPCNTD | \
463 CPU_FTR_CFAR | CPU_FTR_HVMODE | CPU_FTR_VMX_COPY | \
464 CPU_FTR_DBELL | CPU_FTR_HAS_PPR | CPU_FTR_ARCH_207S | \
465 CPU_FTR_TM_COMP | CPU_FTR_ARCH_300 | CPU_FTR_PKEY | \
466 CPU_FTR_P9_TLBIE_BUG | CPU_FTR_P9_TIDR)
467#define CPU_FTRS_POWER9_DD1 ((CPU_FTRS_POWER9 | CPU_FTR_POWER9_DD1) & \
468 (~CPU_FTR_SAO))
469#define CPU_FTRS_POWER9_DD2_0 CPU_FTRS_POWER9
470#define CPU_FTRS_POWER9_DD2_1 (CPU_FTRS_POWER9 | CPU_FTR_POWER9_DD2_1)
471#define CPU_FTRS_POWER9_DD2_2 (CPU_FTRS_POWER9 | CPU_FTR_POWER9_DD2_1 | \
472 CPU_FTR_P9_TM_HV_ASSIST | \
473 CPU_FTR_P9_TM_XER_SO_BUG)
474#define CPU_FTRS_CELL (CPU_FTR_LWSYNC | \
475 CPU_FTR_PPCAS_ARCH_V2 | CPU_FTR_CTRL | \
476 CPU_FTR_ALTIVEC_COMP | CPU_FTR_MMCRA | CPU_FTR_SMT | \
477 CPU_FTR_PAUSE_ZERO | CPU_FTR_CELL_TB_BUG | CPU_FTR_CP_USE_DCBTZ | \
478 CPU_FTR_UNALIGNED_LD_STD | CPU_FTR_DABRX)
479#define CPU_FTRS_PA6T (CPU_FTR_LWSYNC | \
480 CPU_FTR_PPCAS_ARCH_V2 | CPU_FTR_ALTIVEC_COMP | \
481 CPU_FTR_PURR | CPU_FTR_REAL_LE | CPU_FTR_DABRX)
482#define CPU_FTRS_COMPATIBLE (CPU_FTR_PPCAS_ARCH_V2)
483
484#ifdef __powerpc64__
485#ifdef CONFIG_PPC_BOOK3E
486#define CPU_FTRS_POSSIBLE (CPU_FTRS_E6500 | CPU_FTRS_E5500)
487#else
488#ifdef CONFIG_CPU_LITTLE_ENDIAN
489#define CPU_FTRS_POSSIBLE \
490 (CPU_FTRS_POWER7 | CPU_FTRS_POWER8E | CPU_FTRS_POWER8 | \
491 CPU_FTRS_POWER8_DD1 | CPU_FTR_ALTIVEC_COMP | CPU_FTR_VSX_COMP | \
492 CPU_FTRS_POWER9 | CPU_FTRS_POWER9_DD1 | CPU_FTRS_POWER9_DD2_1 | \
493 CPU_FTRS_POWER9_DD2_2)
494#else
495#define CPU_FTRS_POSSIBLE \
496 (CPU_FTRS_PPC970 | CPU_FTRS_POWER5 | \
497 CPU_FTRS_POWER6 | CPU_FTRS_POWER7 | CPU_FTRS_POWER8E | \
498 CPU_FTRS_POWER8 | CPU_FTRS_POWER8_DD1 | CPU_FTRS_CELL | \
499 CPU_FTRS_PA6T | CPU_FTR_VSX_COMP | CPU_FTR_ALTIVEC_COMP | \
500 CPU_FTRS_POWER9 | CPU_FTRS_POWER9_DD1 | CPU_FTRS_POWER9_DD2_1 | \
501 CPU_FTRS_POWER9_DD2_2)
502#endif /* CONFIG_CPU_LITTLE_ENDIAN */
503#endif
504#else
505enum {
506 CPU_FTRS_POSSIBLE =
507#ifdef CONFIG_PPC_BOOK3S_32
508 CPU_FTRS_PPC601 | CPU_FTRS_603 | CPU_FTRS_604 | CPU_FTRS_740_NOTAU |
509 CPU_FTRS_740 | CPU_FTRS_750 | CPU_FTRS_750FX1 |
510 CPU_FTRS_750FX2 | CPU_FTRS_750FX | CPU_FTRS_750GX |
511 CPU_FTRS_7400_NOTAU | CPU_FTRS_7400 | CPU_FTRS_7450_20 |
512 CPU_FTRS_7450_21 | CPU_FTRS_7450_23 | CPU_FTRS_7455_1 |
513 CPU_FTRS_7455_20 | CPU_FTRS_7455 | CPU_FTRS_7447_10 |
514 CPU_FTRS_7447 | CPU_FTRS_7447A | CPU_FTRS_82XX |
515 CPU_FTRS_G2_LE | CPU_FTRS_E300 | CPU_FTRS_E300C2 |
516 CPU_FTRS_CLASSIC32 |
517#else
518 CPU_FTRS_GENERIC_32 |
519#endif
520#ifdef CONFIG_PPC_8xx
521 CPU_FTRS_8XX |
522#endif
523#ifdef CONFIG_40x
524 CPU_FTRS_40X |
525#endif
526#ifdef CONFIG_44x
527 CPU_FTRS_44X | CPU_FTRS_440x6 |
528#endif
529#ifdef CONFIG_PPC_47x
530 CPU_FTRS_47X | CPU_FTR_476_DD2 |
531#endif
532#ifdef CONFIG_E200
533 CPU_FTRS_E200 |
534#endif
535#ifdef CONFIG_E500
536 CPU_FTRS_E500 | CPU_FTRS_E500_2 |
537#endif
538#ifdef CONFIG_PPC_E500MC
539 CPU_FTRS_E500MC | CPU_FTRS_E5500 | CPU_FTRS_E6500 |
540#endif
541 0,
542};
543#endif /* __powerpc64__ */
544
545#ifdef __powerpc64__
546#ifdef CONFIG_PPC_BOOK3E
547#define CPU_FTRS_ALWAYS (CPU_FTRS_E6500 & CPU_FTRS_E5500)
548#else
549
550#ifdef CONFIG_PPC_DT_CPU_FTRS
551#define CPU_FTRS_DT_CPU_BASE \
552 (CPU_FTR_LWSYNC | \
553 CPU_FTR_FPU_UNAVAILABLE | \
554 CPU_FTR_NODSISRALIGN | \
555 CPU_FTR_NOEXECUTE | \
556 CPU_FTR_COHERENT_ICACHE | \
557 CPU_FTR_STCX_CHECKS_ADDRESS | \
558 CPU_FTR_POPCNTB | CPU_FTR_POPCNTD | \
559 CPU_FTR_DAWR | \
560 CPU_FTR_ARCH_206 | \
561 CPU_FTR_ARCH_207S)
562#else
563#define CPU_FTRS_DT_CPU_BASE (~0ul)
564#endif
565
566#ifdef CONFIG_CPU_LITTLE_ENDIAN
567#define CPU_FTRS_ALWAYS \
568 (CPU_FTRS_POSSIBLE & ~CPU_FTR_HVMODE & CPU_FTRS_POWER7 & \
569 CPU_FTRS_POWER8E & CPU_FTRS_POWER8 & CPU_FTRS_POWER8_DD1 & \
570 CPU_FTRS_POWER9 & CPU_FTRS_POWER9_DD1 & CPU_FTRS_POWER9_DD2_1 & \
571 CPU_FTRS_DT_CPU_BASE)
572#else
573#define CPU_FTRS_ALWAYS \
574 (CPU_FTRS_PPC970 & CPU_FTRS_POWER5 & \
575 CPU_FTRS_POWER6 & CPU_FTRS_POWER7 & CPU_FTRS_CELL & \
576 CPU_FTRS_PA6T & CPU_FTRS_POWER8 & CPU_FTRS_POWER8E & \
577 CPU_FTRS_POWER8_DD1 & ~CPU_FTR_HVMODE & CPU_FTRS_POSSIBLE & \
578 CPU_FTRS_POWER9 & CPU_FTRS_POWER9_DD1 & CPU_FTRS_POWER9_DD2_1 & \
579 CPU_FTRS_DT_CPU_BASE)
580#endif /* CONFIG_CPU_LITTLE_ENDIAN */
581#endif
582#else
583enum {
584 CPU_FTRS_ALWAYS =
585#ifdef CONFIG_PPC_BOOK3S_32
586 CPU_FTRS_PPC601 & CPU_FTRS_603 & CPU_FTRS_604 & CPU_FTRS_740_NOTAU &
587 CPU_FTRS_740 & CPU_FTRS_750 & CPU_FTRS_750FX1 &
588 CPU_FTRS_750FX2 & CPU_FTRS_750FX & CPU_FTRS_750GX &
589 CPU_FTRS_7400_NOTAU & CPU_FTRS_7400 & CPU_FTRS_7450_20 &
590 CPU_FTRS_7450_21 & CPU_FTRS_7450_23 & CPU_FTRS_7455_1 &
591 CPU_FTRS_7455_20 & CPU_FTRS_7455 & CPU_FTRS_7447_10 &
592 CPU_FTRS_7447 & CPU_FTRS_7447A & CPU_FTRS_82XX &
593 CPU_FTRS_G2_LE & CPU_FTRS_E300 & CPU_FTRS_E300C2 &
594 CPU_FTRS_CLASSIC32 &
595#else
596 CPU_FTRS_GENERIC_32 &
597#endif
598#ifdef CONFIG_PPC_8xx
599 CPU_FTRS_8XX &
600#endif
601#ifdef CONFIG_40x
602 CPU_FTRS_40X &
603#endif
604#ifdef CONFIG_44x
605 CPU_FTRS_44X & CPU_FTRS_440x6 &
606#endif
607#ifdef CONFIG_E200
608 CPU_FTRS_E200 &
609#endif
610#ifdef CONFIG_E500
611 CPU_FTRS_E500 & CPU_FTRS_E500_2 &
612#endif
613#ifdef CONFIG_PPC_E500MC
614 CPU_FTRS_E500MC & CPU_FTRS_E5500 & CPU_FTRS_E6500 &
615#endif
616 ~CPU_FTR_EMB_HV & /* can be removed at runtime */
617 CPU_FTRS_POSSIBLE,
618};
619#endif /* __powerpc64__ */
620
621#define HBP_NUM 1
622
623#endif /* !__ASSEMBLY__ */
624
625#endif /* __ASM_POWERPC_CPUTABLE_H */