at v4.12 12 lines 337 B view raw
1#ifndef _ASM_X86_CACHEFLUSH_H 2#define _ASM_X86_CACHEFLUSH_H 3 4/* Caches aren't brain-dead on the intel. */ 5#include <asm-generic/cacheflush.h> 6#include <asm/special_insns.h> 7 8void clflush_cache_range(void *addr, unsigned int size); 9 10#define mmio_flush_range(addr, size) clflush_cache_range(addr, size) 11 12#endif /* _ASM_X86_CACHEFLUSH_H */