at v4.10 1.5 kB view raw
1#ifndef _ASM_X86_MICROCODE_AMD_H 2#define _ASM_X86_MICROCODE_AMD_H 3 4#include <asm/microcode.h> 5 6#define UCODE_MAGIC 0x00414d44 7#define UCODE_EQUIV_CPU_TABLE_TYPE 0x00000000 8#define UCODE_UCODE_TYPE 0x00000001 9 10#define SECTION_HDR_SIZE 8 11#define CONTAINER_HDR_SZ 12 12 13struct equiv_cpu_entry { 14 u32 installed_cpu; 15 u32 fixed_errata_mask; 16 u32 fixed_errata_compare; 17 u16 equiv_cpu; 18 u16 res; 19} __attribute__((packed)); 20 21struct microcode_header_amd { 22 u32 data_code; 23 u32 patch_id; 24 u16 mc_patch_data_id; 25 u8 mc_patch_data_len; 26 u8 init_flag; 27 u32 mc_patch_data_checksum; 28 u32 nb_dev_id; 29 u32 sb_dev_id; 30 u16 processor_rev_id; 31 u8 nb_rev_id; 32 u8 sb_rev_id; 33 u8 bios_api_rev; 34 u8 reserved1[3]; 35 u32 match_reg[8]; 36} __attribute__((packed)); 37 38struct microcode_amd { 39 struct microcode_header_amd hdr; 40 unsigned int mpb[0]; 41}; 42 43#define PATCH_MAX_SIZE PAGE_SIZE 44 45#ifdef CONFIG_MICROCODE_AMD 46extern void __init load_ucode_amd_bsp(unsigned int family); 47extern void load_ucode_amd_ap(unsigned int family); 48extern int __init save_microcode_in_initrd_amd(unsigned int family); 49void reload_ucode_amd(void); 50#else 51static inline void __init load_ucode_amd_bsp(unsigned int family) {} 52static inline void load_ucode_amd_ap(unsigned int family) {} 53static inline int __init 54save_microcode_in_initrd_amd(unsigned int family) { return -EINVAL; } 55void reload_ucode_amd(void) {} 56#endif 57 58extern bool check_current_patch_level(u32 *rev, bool early); 59#endif /* _ASM_X86_MICROCODE_AMD_H */