Linux kernel mirror (for testing) git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
kernel os linux
1
fork

Configure Feed

Select the types of activity you want to include in your feed.

at v3.12 445 lines 12 kB view raw
1/* 2 * Copyright (C) 2011-2013 Freescale Semiconductor, Inc. All Rights Reserved. 3 * 4 * This program is free software; you can redistribute it and/or modify 5 * it under the terms of the GNU General Public License as published by 6 * the Free Software Foundation; either version 2 of the License, or 7 * (at your option) any later version. 8 * 9 * This program is distributed in the hope that it will be useful, 10 * but WITHOUT ANY WARRANTY; without even the implied warranty of 11 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the 12 * GNU General Public License for more details. 13 * 14 * You should have received a copy of the GNU General Public License 15 * along with this program; if not, write to the Free Software 16 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA 17 */ 18#include <linux/kernel.h> 19#include <linux/module.h> 20#include <linux/init.h> 21#include <linux/err.h> 22#include <linux/of.h> 23#include <linux/of_device.h> 24#include <linux/regulator/of_regulator.h> 25#include <linux/platform_device.h> 26#include <linux/regulator/driver.h> 27#include <linux/regulator/machine.h> 28#include <linux/regulator/pfuze100.h> 29#include <linux/i2c.h> 30#include <linux/slab.h> 31#include <linux/regmap.h> 32 33#define PFUZE_NUMREGS 128 34#define PFUZE100_VOL_OFFSET 0 35#define PFUZE100_STANDBY_OFFSET 1 36#define PFUZE100_MODE_OFFSET 3 37#define PFUZE100_CONF_OFFSET 4 38 39#define PFUZE100_DEVICEID 0x0 40#define PFUZE100_REVID 0x3 41#define PFUZE100_FABID 0x3 42 43#define PFUZE100_SW1ABVOL 0x20 44#define PFUZE100_SW1CVOL 0x2e 45#define PFUZE100_SW2VOL 0x35 46#define PFUZE100_SW3AVOL 0x3c 47#define PFUZE100_SW3BVOL 0x43 48#define PFUZE100_SW4VOL 0x4a 49#define PFUZE100_SWBSTCON1 0x66 50#define PFUZE100_VREFDDRCON 0x6a 51#define PFUZE100_VSNVSVOL 0x6b 52#define PFUZE100_VGEN1VOL 0x6c 53#define PFUZE100_VGEN2VOL 0x6d 54#define PFUZE100_VGEN3VOL 0x6e 55#define PFUZE100_VGEN4VOL 0x6f 56#define PFUZE100_VGEN5VOL 0x70 57#define PFUZE100_VGEN6VOL 0x71 58 59struct pfuze_regulator { 60 struct regulator_desc desc; 61 unsigned char stby_reg; 62 unsigned char stby_mask; 63}; 64 65struct pfuze_chip { 66 struct regmap *regmap; 67 struct device *dev; 68 struct pfuze_regulator regulator_descs[PFUZE100_MAX_REGULATOR]; 69 struct regulator_dev *regulators[PFUZE100_MAX_REGULATOR]; 70}; 71 72static const int pfuze100_swbst[] = { 73 5000000, 5050000, 5100000, 5150000, 74}; 75 76static const int pfuze100_vsnvs[] = { 77 1000000, 1100000, 1200000, 1300000, 1500000, 1800000, 3000000, 78}; 79 80static const struct i2c_device_id pfuze_device_id[] = { 81 {.name = "pfuze100"}, 82 {}, 83}; 84MODULE_DEVICE_TABLE(i2c, pfuze_device_id); 85 86static const struct of_device_id pfuze_dt_ids[] = { 87 { .compatible = "fsl,pfuze100" }, 88 {}, 89}; 90MODULE_DEVICE_TABLE(of, pfuze_dt_ids); 91 92static int pfuze100_set_ramp_delay(struct regulator_dev *rdev, int ramp_delay) 93{ 94 struct pfuze_chip *pfuze100 = rdev_get_drvdata(rdev); 95 int id = rdev->desc->id; 96 unsigned int ramp_bits; 97 int ret; 98 99 if (id < PFUZE100_SWBST) { 100 ramp_delay = 12500 / ramp_delay; 101 ramp_bits = (ramp_delay >> 1) - (ramp_delay >> 3); 102 ret = regmap_update_bits(pfuze100->regmap, 103 rdev->desc->vsel_reg + 4, 104 0xc0, ramp_bits << 6); 105 if (ret < 0) 106 dev_err(pfuze100->dev, "ramp failed, err %d\n", ret); 107 } else 108 ret = -EACCES; 109 110 return ret; 111} 112 113static struct regulator_ops pfuze100_ldo_regulator_ops = { 114 .enable = regulator_enable_regmap, 115 .disable = regulator_disable_regmap, 116 .is_enabled = regulator_is_enabled_regmap, 117 .list_voltage = regulator_list_voltage_linear, 118 .set_voltage_sel = regulator_set_voltage_sel_regmap, 119 .get_voltage_sel = regulator_get_voltage_sel_regmap, 120}; 121 122static struct regulator_ops pfuze100_fixed_regulator_ops = { 123 .list_voltage = regulator_list_voltage_linear, 124}; 125 126static struct regulator_ops pfuze100_sw_regulator_ops = { 127 .list_voltage = regulator_list_voltage_linear, 128 .set_voltage_sel = regulator_set_voltage_sel_regmap, 129 .get_voltage_sel = regulator_get_voltage_sel_regmap, 130 .set_voltage_time_sel = regulator_set_voltage_time_sel, 131 .set_ramp_delay = pfuze100_set_ramp_delay, 132}; 133 134static struct regulator_ops pfuze100_swb_regulator_ops = { 135 .list_voltage = regulator_list_voltage_table, 136 .map_voltage = regulator_map_voltage_ascend, 137 .set_voltage_sel = regulator_set_voltage_sel_regmap, 138 .get_voltage_sel = regulator_get_voltage_sel_regmap, 139 140}; 141 142#define PFUZE100_FIXED_REG(_name, base, voltage) \ 143 [PFUZE100_ ## _name] = { \ 144 .desc = { \ 145 .name = #_name, \ 146 .n_voltages = 1, \ 147 .ops = &pfuze100_fixed_regulator_ops, \ 148 .type = REGULATOR_VOLTAGE, \ 149 .id = PFUZE100_ ## _name, \ 150 .owner = THIS_MODULE, \ 151 .min_uV = (voltage), \ 152 .enable_reg = (base), \ 153 .enable_mask = 0x10, \ 154 }, \ 155 } 156 157#define PFUZE100_SW_REG(_name, base, min, max, step) \ 158 [PFUZE100_ ## _name] = { \ 159 .desc = { \ 160 .name = #_name,\ 161 .n_voltages = ((max) - (min)) / (step) + 1, \ 162 .ops = &pfuze100_sw_regulator_ops, \ 163 .type = REGULATOR_VOLTAGE, \ 164 .id = PFUZE100_ ## _name, \ 165 .owner = THIS_MODULE, \ 166 .min_uV = (min), \ 167 .uV_step = (step), \ 168 .vsel_reg = (base) + PFUZE100_VOL_OFFSET, \ 169 .vsel_mask = 0x3f, \ 170 }, \ 171 .stby_reg = (base) + PFUZE100_STANDBY_OFFSET, \ 172 .stby_mask = 0x3f, \ 173 } 174 175#define PFUZE100_SWB_REG(_name, base, mask, voltages) \ 176 [PFUZE100_ ## _name] = { \ 177 .desc = { \ 178 .name = #_name, \ 179 .n_voltages = ARRAY_SIZE(voltages), \ 180 .ops = &pfuze100_swb_regulator_ops, \ 181 .type = REGULATOR_VOLTAGE, \ 182 .id = PFUZE100_ ## _name, \ 183 .owner = THIS_MODULE, \ 184 .volt_table = voltages, \ 185 .vsel_reg = (base), \ 186 .vsel_mask = (mask), \ 187 }, \ 188 } 189 190#define PFUZE100_VGEN_REG(_name, base, min, max, step) \ 191 [PFUZE100_ ## _name] = { \ 192 .desc = { \ 193 .name = #_name, \ 194 .n_voltages = ((max) - (min)) / (step) + 1, \ 195 .ops = &pfuze100_ldo_regulator_ops, \ 196 .type = REGULATOR_VOLTAGE, \ 197 .id = PFUZE100_ ## _name, \ 198 .owner = THIS_MODULE, \ 199 .min_uV = (min), \ 200 .uV_step = (step), \ 201 .vsel_reg = (base), \ 202 .vsel_mask = 0xf, \ 203 .enable_reg = (base), \ 204 .enable_mask = 0x10, \ 205 }, \ 206 .stby_reg = (base), \ 207 .stby_mask = 0x20, \ 208 } 209 210static struct pfuze_regulator pfuze100_regulators[] = { 211 PFUZE100_SW_REG(SW1AB, PFUZE100_SW1ABVOL, 300000, 1875000, 25000), 212 PFUZE100_SW_REG(SW1C, PFUZE100_SW1CVOL, 300000, 1875000, 25000), 213 PFUZE100_SW_REG(SW2, PFUZE100_SW2VOL, 400000, 1975000, 25000), 214 PFUZE100_SW_REG(SW3A, PFUZE100_SW3AVOL, 400000, 1975000, 25000), 215 PFUZE100_SW_REG(SW3B, PFUZE100_SW3BVOL, 400000, 1975000, 25000), 216 PFUZE100_SW_REG(SW4, PFUZE100_SW4VOL, 400000, 1975000, 25000), 217 PFUZE100_SWB_REG(SWBST, PFUZE100_SWBSTCON1, 0x3 , pfuze100_swbst), 218 PFUZE100_SWB_REG(VSNVS, PFUZE100_VSNVSVOL, 0x7, pfuze100_vsnvs), 219 PFUZE100_FIXED_REG(VREFDDR, PFUZE100_VREFDDRCON, 750000), 220 PFUZE100_VGEN_REG(VGEN1, PFUZE100_VGEN1VOL, 800000, 1550000, 50000), 221 PFUZE100_VGEN_REG(VGEN2, PFUZE100_VGEN2VOL, 800000, 1550000, 50000), 222 PFUZE100_VGEN_REG(VGEN3, PFUZE100_VGEN3VOL, 1800000, 3300000, 100000), 223 PFUZE100_VGEN_REG(VGEN4, PFUZE100_VGEN4VOL, 1800000, 3300000, 100000), 224 PFUZE100_VGEN_REG(VGEN5, PFUZE100_VGEN5VOL, 1800000, 3300000, 100000), 225 PFUZE100_VGEN_REG(VGEN6, PFUZE100_VGEN6VOL, 1800000, 3300000, 100000), 226}; 227 228#ifdef CONFIG_OF 229static struct of_regulator_match pfuze100_matches[] = { 230 { .name = "sw1ab", }, 231 { .name = "sw1c", }, 232 { .name = "sw2", }, 233 { .name = "sw3a", }, 234 { .name = "sw3b", }, 235 { .name = "sw4", }, 236 { .name = "swbst", }, 237 { .name = "vsnvs", }, 238 { .name = "vrefddr", }, 239 { .name = "vgen1", }, 240 { .name = "vgen2", }, 241 { .name = "vgen3", }, 242 { .name = "vgen4", }, 243 { .name = "vgen5", }, 244 { .name = "vgen6", }, 245}; 246 247static int pfuze_parse_regulators_dt(struct pfuze_chip *chip) 248{ 249 struct device *dev = chip->dev; 250 struct device_node *np, *parent; 251 int ret; 252 253 np = of_node_get(dev->parent->of_node); 254 if (!np) 255 return 0; 256 257 parent = of_find_node_by_name(np, "regulators"); 258 if (!parent) { 259 dev_err(dev, "regulators node not found\n"); 260 return -EINVAL; 261 } 262 263 ret = of_regulator_match(dev, parent, pfuze100_matches, 264 ARRAY_SIZE(pfuze100_matches)); 265 266 of_node_put(parent); 267 if (ret < 0) { 268 dev_err(dev, "Error parsing regulator init data: %d\n", 269 ret); 270 return ret; 271 } 272 273 return 0; 274} 275 276static inline struct regulator_init_data *match_init_data(int index) 277{ 278 return pfuze100_matches[index].init_data; 279} 280 281static inline struct device_node *match_of_node(int index) 282{ 283 return pfuze100_matches[index].of_node; 284} 285#else 286static int pfuze_parse_regulators_dt(struct pfuze_chip *chip) 287{ 288 return 0; 289} 290 291static inline struct regulator_init_data *match_init_data(int index) 292{ 293 return NULL; 294} 295 296static inline struct device_node *match_of_node(int index) 297{ 298 return NULL; 299} 300#endif 301 302static int pfuze_identify(struct pfuze_chip *pfuze_chip) 303{ 304 unsigned int value; 305 int ret; 306 307 ret = regmap_read(pfuze_chip->regmap, PFUZE100_DEVICEID, &value); 308 if (ret) 309 return ret; 310 311 if (value & 0x0f) { 312 dev_warn(pfuze_chip->dev, "Illegal ID: %x\n", value); 313 return -ENODEV; 314 } 315 316 ret = regmap_read(pfuze_chip->regmap, PFUZE100_REVID, &value); 317 if (ret) 318 return ret; 319 dev_info(pfuze_chip->dev, 320 "Full lay: %x, Metal lay: %x\n", 321 (value & 0xf0) >> 4, value & 0x0f); 322 323 ret = regmap_read(pfuze_chip->regmap, PFUZE100_FABID, &value); 324 if (ret) 325 return ret; 326 dev_info(pfuze_chip->dev, "FAB: %x, FIN: %x\n", 327 (value & 0xc) >> 2, value & 0x3); 328 329 return 0; 330} 331 332static const struct regmap_config pfuze_regmap_config = { 333 .reg_bits = 8, 334 .val_bits = 8, 335 .max_register = PFUZE_NUMREGS - 1, 336 .cache_type = REGCACHE_RBTREE, 337}; 338 339static int pfuze100_regulator_probe(struct i2c_client *client, 340 const struct i2c_device_id *id) 341{ 342 struct pfuze_chip *pfuze_chip; 343 struct pfuze_regulator_platform_data *pdata = 344 dev_get_platdata(&client->dev); 345 struct regulator_config config = { }; 346 int i, ret; 347 348 pfuze_chip = devm_kzalloc(&client->dev, sizeof(*pfuze_chip), 349 GFP_KERNEL); 350 if (!pfuze_chip) 351 return -ENOMEM; 352 353 i2c_set_clientdata(client, pfuze_chip); 354 355 memcpy(pfuze_chip->regulator_descs, pfuze100_regulators, 356 sizeof(pfuze_chip->regulator_descs)); 357 358 pfuze_chip->dev = &client->dev; 359 360 pfuze_chip->regmap = devm_regmap_init_i2c(client, &pfuze_regmap_config); 361 if (IS_ERR(pfuze_chip->regmap)) { 362 ret = PTR_ERR(pfuze_chip->regmap); 363 dev_err(&client->dev, 364 "regmap allocation failed with err %d\n", ret); 365 return ret; 366 } 367 368 ret = pfuze_identify(pfuze_chip); 369 if (ret) { 370 dev_err(&client->dev, "unrecognized pfuze chip ID!\n"); 371 return ret; 372 } 373 374 ret = pfuze_parse_regulators_dt(pfuze_chip); 375 if (ret) 376 return ret; 377 378 for (i = 0; i < PFUZE100_MAX_REGULATOR; i++) { 379 struct regulator_init_data *init_data; 380 struct regulator_desc *desc; 381 int val; 382 383 desc = &pfuze_chip->regulator_descs[i].desc; 384 385 if (pdata) 386 init_data = pdata->init_data[i]; 387 else 388 init_data = match_init_data(i); 389 390 /* SW2~SW4 high bit check and modify the voltage value table */ 391 if (i > PFUZE100_SW1C && i < PFUZE100_SWBST) { 392 regmap_read(pfuze_chip->regmap, desc->vsel_reg, &val); 393 if (val & 0x40) { 394 desc->min_uV = 800000; 395 desc->uV_step = 50000; 396 desc->n_voltages = 51; 397 } 398 } 399 400 config.dev = &client->dev; 401 config.init_data = init_data; 402 config.driver_data = pfuze_chip; 403 config.of_node = match_of_node(i); 404 405 pfuze_chip->regulators[i] = regulator_register(desc, &config); 406 if (IS_ERR(pfuze_chip->regulators[i])) { 407 dev_err(&client->dev, "register regulator%s failed\n", 408 pfuze100_regulators[i].desc.name); 409 ret = PTR_ERR(pfuze_chip->regulators[i]); 410 while (--i >= 0) 411 regulator_unregister(pfuze_chip->regulators[i]); 412 return ret; 413 } 414 } 415 416 return 0; 417} 418 419static int pfuze100_regulator_remove(struct i2c_client *client) 420{ 421 int i; 422 struct pfuze_chip *pfuze_chip = i2c_get_clientdata(client); 423 424 for (i = 0; i < PFUZE100_MAX_REGULATOR; i++) 425 regulator_unregister(pfuze_chip->regulators[i]); 426 427 return 0; 428} 429 430static struct i2c_driver pfuze_driver = { 431 .id_table = pfuze_device_id, 432 .driver = { 433 .name = "pfuze100-regulator", 434 .owner = THIS_MODULE, 435 .of_match_table = pfuze_dt_ids, 436 }, 437 .probe = pfuze100_regulator_probe, 438 .remove = pfuze100_regulator_remove, 439}; 440module_i2c_driver(pfuze_driver); 441 442MODULE_AUTHOR("Robin Gong <b38343@freescale.com>"); 443MODULE_DESCRIPTION("Regulator Driver for Freescale PFUZE100 PMIC"); 444MODULE_LICENSE("GPL v2"); 445MODULE_ALIAS("i2c:pfuze100-regulator");