at v3.0 2.4 kB view raw
1/* 2 * Header for the new SH dmaengine driver 3 * 4 * Copyright (C) 2010 Guennadi Liakhovetski <g.liakhovetski@gmx.de> 5 * 6 * This program is free software; you can redistribute it and/or modify 7 * it under the terms of the GNU General Public License version 2 as 8 * published by the Free Software Foundation. 9 */ 10#ifndef SH_DMA_H 11#define SH_DMA_H 12 13#include <linux/list.h> 14#include <linux/dmaengine.h> 15 16/* Used by slave DMA clients to request DMA to/from a specific peripheral */ 17struct sh_dmae_slave { 18 unsigned int slave_id; /* Set by the platform */ 19 struct device *dma_dev; /* Set by the platform */ 20 const struct sh_dmae_slave_config *config; /* Set by the driver */ 21}; 22 23struct sh_dmae_regs { 24 u32 sar; /* SAR / source address */ 25 u32 dar; /* DAR / destination address */ 26 u32 tcr; /* TCR / transfer count */ 27}; 28 29struct sh_desc { 30 struct sh_dmae_regs hw; 31 struct list_head node; 32 struct dma_async_tx_descriptor async_tx; 33 enum dma_data_direction direction; 34 dma_cookie_t cookie; 35 size_t partial; 36 int chunks; 37 int mark; 38}; 39 40struct sh_dmae_slave_config { 41 unsigned int slave_id; 42 dma_addr_t addr; 43 u32 chcr; 44 char mid_rid; 45}; 46 47struct sh_dmae_channel { 48 unsigned int offset; 49 unsigned int dmars; 50 unsigned int dmars_bit; 51}; 52 53struct sh_dmae_pdata { 54 const struct sh_dmae_slave_config *slave; 55 int slave_num; 56 const struct sh_dmae_channel *channel; 57 int channel_num; 58 unsigned int ts_low_shift; 59 unsigned int ts_low_mask; 60 unsigned int ts_high_shift; 61 unsigned int ts_high_mask; 62 const unsigned int *ts_shift; 63 int ts_shift_num; 64 u16 dmaor_init; 65}; 66 67/* DMA register */ 68#define SAR 0x00 69#define DAR 0x04 70#define TCR 0x08 71#define CHCR 0x0C 72#define DMAOR 0x40 73 74/* DMAOR definitions */ 75#define DMAOR_AE 0x00000004 76#define DMAOR_NMIF 0x00000002 77#define DMAOR_DME 0x00000001 78 79/* Definitions for the SuperH DMAC */ 80#define REQ_L 0x00000000 81#define REQ_E 0x00080000 82#define RACK_H 0x00000000 83#define RACK_L 0x00040000 84#define ACK_R 0x00000000 85#define ACK_W 0x00020000 86#define ACK_H 0x00000000 87#define ACK_L 0x00010000 88#define DM_INC 0x00004000 89#define DM_DEC 0x00008000 90#define DM_FIX 0x0000c000 91#define SM_INC 0x00001000 92#define SM_DEC 0x00002000 93#define SM_FIX 0x00003000 94#define RS_IN 0x00000200 95#define RS_OUT 0x00000300 96#define TS_BLK 0x00000040 97#define TM_BUR 0x00000020 98#define CHCR_DE 0x00000001 99#define CHCR_TE 0x00000002 100#define CHCR_IE 0x00000004 101 102#endif