at v2.6.38 165 lines 4.2 kB view raw
1/* 2 * This file contains the functions and defines necessary to modify and 3 * use the SuperH page table tree. 4 * 5 * Copyright (C) 1999 Niibe Yutaka 6 * Copyright (C) 2002 - 2007 Paul Mundt 7 * 8 * This file is subject to the terms and conditions of the GNU General 9 * Public License. See the file "COPYING" in the main directory of this 10 * archive for more details. 11 */ 12#ifndef __ASM_SH_PGTABLE_H 13#define __ASM_SH_PGTABLE_H 14 15#ifdef CONFIG_X2TLB 16#include <asm/pgtable-3level.h> 17#else 18#include <asm/pgtable-2level.h> 19#endif 20#include <asm/page.h> 21 22#ifndef __ASSEMBLY__ 23#include <asm/addrspace.h> 24#include <asm/fixmap.h> 25 26/* 27 * ZERO_PAGE is a global shared page that is always zero: used 28 * for zero-mapped memory areas etc.. 29 */ 30extern unsigned long empty_zero_page[PAGE_SIZE / sizeof(unsigned long)]; 31#define ZERO_PAGE(vaddr) (virt_to_page(empty_zero_page)) 32 33#endif /* !__ASSEMBLY__ */ 34 35/* 36 * Effective and physical address definitions, to aid with sign 37 * extension. 38 */ 39#define NEFF 32 40#define NEFF_SIGN (1LL << (NEFF - 1)) 41#define NEFF_MASK (-1LL << NEFF) 42 43static inline unsigned long long neff_sign_extend(unsigned long val) 44{ 45 unsigned long long extended = val; 46 return (extended & NEFF_SIGN) ? (extended | NEFF_MASK) : extended; 47} 48 49#ifdef CONFIG_29BIT 50#define NPHYS 29 51#else 52#define NPHYS 32 53#endif 54 55#define NPHYS_SIGN (1LL << (NPHYS - 1)) 56#define NPHYS_MASK (-1LL << NPHYS) 57 58#define PGDIR_SIZE (1UL << PGDIR_SHIFT) 59#define PGDIR_MASK (~(PGDIR_SIZE-1)) 60 61/* Entries per level */ 62#define PTRS_PER_PTE (PAGE_SIZE / (1 << PTE_MAGNITUDE)) 63 64#define FIRST_USER_ADDRESS 0 65 66#define PHYS_ADDR_MASK29 0x1fffffff 67#define PHYS_ADDR_MASK32 0xffffffff 68 69static inline unsigned long phys_addr_mask(void) 70{ 71 /* Is the MMU in 29bit mode? */ 72 if (__in_29bit_mode()) 73 return PHYS_ADDR_MASK29; 74 75 return PHYS_ADDR_MASK32; 76} 77 78#define PTE_PHYS_MASK (phys_addr_mask() & PAGE_MASK) 79#define PTE_FLAGS_MASK (~(PTE_PHYS_MASK) << PAGE_SHIFT) 80 81#ifdef CONFIG_SUPERH32 82#define VMALLOC_START (P3SEG) 83#else 84#define VMALLOC_START (0xf0000000) 85#endif 86#define VMALLOC_END (FIXADDR_START-2*PAGE_SIZE) 87 88#if defined(CONFIG_SUPERH32) 89#include <asm/pgtable_32.h> 90#else 91#include <asm/pgtable_64.h> 92#endif 93 94/* 95 * SH-X and lower (legacy) SuperH parts (SH-3, SH-4, some SH-4A) can't do page 96 * protection for execute, and considers it the same as a read. Also, write 97 * permission implies read permission. This is the closest we can get.. 98 * 99 * SH-X2 (SH7785) and later parts take this to the opposite end of the extreme, 100 * not only supporting separate execute, read, and write bits, but having 101 * completely separate permission bits for user and kernel space. 102 */ 103 /*xwr*/ 104#define __P000 PAGE_NONE 105#define __P001 PAGE_READONLY 106#define __P010 PAGE_COPY 107#define __P011 PAGE_COPY 108#define __P100 PAGE_EXECREAD 109#define __P101 PAGE_EXECREAD 110#define __P110 PAGE_COPY 111#define __P111 PAGE_COPY 112 113#define __S000 PAGE_NONE 114#define __S001 PAGE_READONLY 115#define __S010 PAGE_WRITEONLY 116#define __S011 PAGE_SHARED 117#define __S100 PAGE_EXECREAD 118#define __S101 PAGE_EXECREAD 119#define __S110 PAGE_RWX 120#define __S111 PAGE_RWX 121 122typedef pte_t *pte_addr_t; 123 124#define kern_addr_valid(addr) (1) 125 126#define io_remap_pfn_range(vma, vaddr, pfn, size, prot) \ 127 remap_pfn_range(vma, vaddr, pfn, size, prot) 128 129#define pte_pfn(x) ((unsigned long)(((x).pte_low >> PAGE_SHIFT))) 130 131/* 132 * Initialise the page table caches 133 */ 134extern void pgtable_cache_init(void); 135 136struct vm_area_struct; 137struct mm_struct; 138 139extern void __update_cache(struct vm_area_struct *vma, 140 unsigned long address, pte_t pte); 141extern void __update_tlb(struct vm_area_struct *vma, 142 unsigned long address, pte_t pte); 143 144static inline void 145update_mmu_cache(struct vm_area_struct *vma, unsigned long address, pte_t *ptep) 146{ 147 pte_t pte = *ptep; 148 __update_cache(vma, address, pte); 149 __update_tlb(vma, address, pte); 150} 151 152extern pgd_t swapper_pg_dir[PTRS_PER_PGD]; 153extern void paging_init(void); 154extern void page_table_range_init(unsigned long start, unsigned long end, 155 pgd_t *pgd); 156 157/* arch/sh/mm/mmap.c */ 158#define HAVE_ARCH_UNMAPPED_AREA 159#define HAVE_ARCH_UNMAPPED_AREA_TOPDOWN 160 161#define __HAVE_ARCH_PTE_SPECIAL 162 163#include <asm-generic/pgtable.h> 164 165#endif /* __ASM_SH_PGTABLE_H */