tjh.dev
Linux kernel mirror (for testing)
git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
kernel
os
linux
1/*
2 * smp.h: PowerPC-specific SMP code.
3 *
4 * Original was a copy of sparc smp.h. Now heavily modified
5 * for PPC.
6 *
7 * Copyright (C) 1996 David S. Miller (davem@caip.rutgers.edu)
8 * Copyright (C) 1996-2001 Cort Dougan <cort@fsmlabs.com>
9 *
10 * This program is free software; you can redistribute it and/or
11 * modify it under the terms of the GNU General Public License
12 * as published by the Free Software Foundation; either version
13 * 2 of the License, or (at your option) any later version.
14 */
15
16#ifndef _ASM_POWERPC_SMP_H
17#define _ASM_POWERPC_SMP_H
18#ifdef __KERNEL__
19
20#include <linux/threads.h>
21#include <linux/cpumask.h>
22#include <linux/kernel.h>
23
24#ifndef __ASSEMBLY__
25
26#ifdef CONFIG_PPC64
27#include <asm/paca.h>
28#endif
29#include <asm/percpu.h>
30
31extern int boot_cpuid;
32
33extern void cpu_die(void);
34
35#ifdef CONFIG_SMP
36
37extern void smp_send_debugger_break(int cpu);
38extern void smp_message_recv(int);
39
40DECLARE_PER_CPU(unsigned int, pvr);
41
42#ifdef CONFIG_HOTPLUG_CPU
43extern void fixup_irqs(cpumask_t map);
44int generic_cpu_disable(void);
45int generic_cpu_enable(unsigned int cpu);
46void generic_cpu_die(unsigned int cpu);
47void generic_mach_cpu_die(void);
48#endif
49
50#ifdef CONFIG_PPC64
51#define raw_smp_processor_id() (local_paca->paca_index)
52#define hard_smp_processor_id() (get_paca()->hw_cpu_id)
53#else
54/* 32-bit */
55extern int smp_hw_index[];
56
57#define raw_smp_processor_id() (current_thread_info()->cpu)
58#define hard_smp_processor_id() (smp_hw_index[smp_processor_id()])
59
60static inline int get_hard_smp_processor_id(int cpu)
61{
62 return smp_hw_index[cpu];
63}
64
65static inline void set_hard_smp_processor_id(int cpu, int phys)
66{
67 smp_hw_index[cpu] = phys;
68}
69#endif
70
71DECLARE_PER_CPU(cpumask_t, cpu_sibling_map);
72DECLARE_PER_CPU(cpumask_t, cpu_core_map);
73extern int cpu_to_core_id(int cpu);
74
75/* Since OpenPIC has only 4 IPIs, we use slightly different message numbers.
76 *
77 * Make sure this matches openpic_request_IPIs in open_pic.c, or what shows up
78 * in /proc/interrupts will be wrong!!! --Troy */
79#define PPC_MSG_CALL_FUNCTION 0
80#define PPC_MSG_RESCHEDULE 1
81#define PPC_MSG_CALL_FUNC_SINGLE 2
82#define PPC_MSG_DEBUGGER_BREAK 3
83
84/*
85 * irq controllers that have dedicated ipis per message and don't
86 * need additional code in the action handler may use this
87 */
88extern int smp_request_message_ipi(int virq, int message);
89extern const char *smp_ipi_name[];
90
91void smp_init_iSeries(void);
92void smp_init_pSeries(void);
93void smp_init_cell(void);
94void smp_init_celleb(void);
95void smp_setup_cpu_maps(void);
96void smp_setup_cpu_sibling_map(void);
97
98extern int __cpu_disable(void);
99extern void __cpu_die(unsigned int cpu);
100
101#else
102/* for UP */
103#define hard_smp_processor_id() get_hard_smp_processor_id(0)
104#define smp_setup_cpu_maps()
105
106#endif /* CONFIG_SMP */
107
108#ifdef CONFIG_PPC64
109static inline int get_hard_smp_processor_id(int cpu)
110{
111 return paca[cpu].hw_cpu_id;
112}
113
114static inline void set_hard_smp_processor_id(int cpu, int phys)
115{
116 paca[cpu].hw_cpu_id = phys;
117}
118
119extern void smp_release_cpus(void);
120
121#else
122/* 32-bit */
123#ifndef CONFIG_SMP
124extern int boot_cpuid_phys;
125static inline int get_hard_smp_processor_id(int cpu)
126{
127 return boot_cpuid_phys;
128}
129
130static inline void set_hard_smp_processor_id(int cpu, int phys)
131{
132 boot_cpuid_phys = phys;
133}
134#endif /* !CONFIG_SMP */
135#endif /* !CONFIG_PPC64 */
136
137extern int smt_enabled_at_boot;
138
139extern int smp_mpic_probe(void);
140extern void smp_mpic_setup_cpu(int cpu);
141extern void smp_generic_kick_cpu(int nr);
142
143extern void smp_generic_give_timebase(void);
144extern void smp_generic_take_timebase(void);
145
146extern struct smp_ops_t *smp_ops;
147
148extern void arch_send_call_function_single_ipi(int cpu);
149extern void arch_send_call_function_ipi_mask(const struct cpumask *mask);
150
151/* Definitions relative to the secondary CPU spin loop
152 * and entry point. Not all of them exist on both 32 and
153 * 64-bit but defining them all here doesn't harm
154 */
155extern void generic_secondary_smp_init(void);
156extern void generic_secondary_thread_init(void);
157extern unsigned long __secondary_hold_spinloop;
158extern unsigned long __secondary_hold_acknowledge;
159extern char __secondary_hold;
160
161#endif /* __ASSEMBLY__ */
162
163#endif /* __KERNEL__ */
164#endif /* _ASM_POWERPC_SMP_H) */