at v2.6.27 60 lines 1.7 kB view raw
1/* 2 * include/asm-sh/cpu-sh4/timer.h 3 * 4 * Copyright (C) 2004 Lineo Solutions, Inc. 5 * 6 * This file is subject to the terms and conditions of the GNU General Public 7 * License. See the file "COPYING" in the main directory of this archive 8 * for more details. 9 */ 10#ifndef __ASM_CPU_SH4_TIMER_H 11#define __ASM_CPU_SH4_TIMER_H 12 13/* 14 * --------------------------------------------------------------------------- 15 * TMU Common definitions for SH4 processors 16 * SH7750S/SH7750R 17 * SH7751/SH7751R 18 * SH7760 19 * SH-X3 20 * --------------------------------------------------------------------------- 21 */ 22#ifdef CONFIG_CPU_SUBTYPE_SHX3 23#define TMU_012_BASE 0xffc10000 24#define TMU_345_BASE 0xffc20000 25#else 26#define TMU_012_BASE 0xffd80000 27#define TMU_345_BASE 0xfe100000 28#endif 29 30#define TMU_TOCR TMU_012_BASE /* Not supported on all CPUs */ 31 32#define TMU_012_TSTR (TMU_012_BASE + 0x04) 33#define TMU_345_TSTR (TMU_345_BASE + 0x04) 34 35#define TMU0_TCOR (TMU_012_BASE + 0x08) 36#define TMU0_TCNT (TMU_012_BASE + 0x0c) 37#define TMU0_TCR (TMU_012_BASE + 0x10) 38 39#define TMU1_TCOR (TMU_012_BASE + 0x14) 40#define TMU1_TCNT (TMU_012_BASE + 0x18) 41#define TMU1_TCR (TMU_012_BASE + 0x1c) 42 43#define TMU2_TCOR (TMU_012_BASE + 0x20) 44#define TMU2_TCNT (TMU_012_BASE + 0x24) 45#define TMU2_TCR (TMU_012_BASE + 0x28) 46#define TMU2_TCPR (TMU_012_BASE + 0x2c) 47 48#define TMU3_TCOR (TMU_345_BASE + 0x08) 49#define TMU3_TCNT (TMU_345_BASE + 0x0c) 50#define TMU3_TCR (TMU_345_BASE + 0x10) 51 52#define TMU4_TCOR (TMU_345_BASE + 0x14) 53#define TMU4_TCNT (TMU_345_BASE + 0x18) 54#define TMU4_TCR (TMU_345_BASE + 0x1c) 55 56#define TMU5_TCOR (TMU_345_BASE + 0x20) 57#define TMU5_TCNT (TMU_345_BASE + 0x24) 58#define TMU5_TCR (TMU_345_BASE + 0x28) 59 60#endif /* __ASM_CPU_SH4_TIMER_H */