Linux kernel mirror (for testing)
git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
tjh.dev
kernel
os
linux
1/*
2 * Contains the definition of registers common to all PowerPC variants.
3 * If a register definition has been changed in a different PowerPC
4 * variant, we will case it in #ifndef XXX ... #endif, and have the
5 * number used in the Programming Environments Manual For 32-Bit
6 * Implementations of the PowerPC Architecture (a.k.a. Green Book) here.
7 */
8
9#ifndef _ASM_POWERPC_REG_H
10#define _ASM_POWERPC_REG_H
11#ifdef __KERNEL__
12
13#include <linux/stringify.h>
14#include <asm/cputable.h>
15
16/* Pickup Book E specific registers. */
17#if defined(CONFIG_BOOKE) || defined(CONFIG_40x)
18#include <asm/reg_booke.h>
19#endif /* CONFIG_BOOKE || CONFIG_40x */
20
21#ifdef CONFIG_FSL_EMB_PERFMON
22#include <asm/reg_fsl_emb.h>
23#endif
24
25#ifdef CONFIG_8xx
26#include <asm/reg_8xx.h>
27#endif /* CONFIG_8xx */
28
29#define MSR_SF_LG 63 /* Enable 64 bit mode */
30#define MSR_ISF_LG 61 /* Interrupt 64b mode valid on 630 */
31#define MSR_HV_LG 60 /* Hypervisor state */
32#define MSR_VEC_LG 25 /* Enable AltiVec */
33#define MSR_POW_LG 18 /* Enable Power Management */
34#define MSR_WE_LG 18 /* Wait State Enable */
35#define MSR_TGPR_LG 17 /* TLB Update registers in use */
36#define MSR_CE_LG 17 /* Critical Interrupt Enable */
37#define MSR_ILE_LG 16 /* Interrupt Little Endian */
38#define MSR_EE_LG 15 /* External Interrupt Enable */
39#define MSR_PR_LG 14 /* Problem State / Privilege Level */
40#define MSR_FP_LG 13 /* Floating Point enable */
41#define MSR_ME_LG 12 /* Machine Check Enable */
42#define MSR_FE0_LG 11 /* Floating Exception mode 0 */
43#define MSR_SE_LG 10 /* Single Step */
44#define MSR_BE_LG 9 /* Branch Trace */
45#define MSR_DE_LG 9 /* Debug Exception Enable */
46#define MSR_FE1_LG 8 /* Floating Exception mode 1 */
47#define MSR_IP_LG 6 /* Exception prefix 0x000/0xFFF */
48#define MSR_IR_LG 5 /* Instruction Relocate */
49#define MSR_DR_LG 4 /* Data Relocate */
50#define MSR_PE_LG 3 /* Protection Enable */
51#define MSR_PX_LG 2 /* Protection Exclusive Mode */
52#define MSR_PMM_LG 2 /* Performance monitor */
53#define MSR_RI_LG 1 /* Recoverable Exception */
54#define MSR_LE_LG 0 /* Little Endian */
55
56#ifdef __ASSEMBLY__
57#define __MASK(X) (1<<(X))
58#else
59#define __MASK(X) (1UL<<(X))
60#endif
61
62#ifdef CONFIG_PPC64
63#define MSR_SF __MASK(MSR_SF_LG) /* Enable 64 bit mode */
64#define MSR_ISF __MASK(MSR_ISF_LG) /* Interrupt 64b mode valid on 630 */
65#define MSR_HV __MASK(MSR_HV_LG) /* Hypervisor state */
66#else
67/* so tests for these bits fail on 32-bit */
68#define MSR_SF 0
69#define MSR_ISF 0
70#define MSR_HV 0
71#endif
72
73#define MSR_VEC __MASK(MSR_VEC_LG) /* Enable AltiVec */
74#define MSR_POW __MASK(MSR_POW_LG) /* Enable Power Management */
75#define MSR_WE __MASK(MSR_WE_LG) /* Wait State Enable */
76#define MSR_TGPR __MASK(MSR_TGPR_LG) /* TLB Update registers in use */
77#define MSR_CE __MASK(MSR_CE_LG) /* Critical Interrupt Enable */
78#define MSR_ILE __MASK(MSR_ILE_LG) /* Interrupt Little Endian */
79#define MSR_EE __MASK(MSR_EE_LG) /* External Interrupt Enable */
80#define MSR_PR __MASK(MSR_PR_LG) /* Problem State / Privilege Level */
81#define MSR_FP __MASK(MSR_FP_LG) /* Floating Point enable */
82#define MSR_ME __MASK(MSR_ME_LG) /* Machine Check Enable */
83#define MSR_FE0 __MASK(MSR_FE0_LG) /* Floating Exception mode 0 */
84#define MSR_SE __MASK(MSR_SE_LG) /* Single Step */
85#define MSR_BE __MASK(MSR_BE_LG) /* Branch Trace */
86#define MSR_DE __MASK(MSR_DE_LG) /* Debug Exception Enable */
87#define MSR_FE1 __MASK(MSR_FE1_LG) /* Floating Exception mode 1 */
88#define MSR_IP __MASK(MSR_IP_LG) /* Exception prefix 0x000/0xFFF */
89#define MSR_IR __MASK(MSR_IR_LG) /* Instruction Relocate */
90#define MSR_DR __MASK(MSR_DR_LG) /* Data Relocate */
91#define MSR_PE __MASK(MSR_PE_LG) /* Protection Enable */
92#define MSR_PX __MASK(MSR_PX_LG) /* Protection Exclusive Mode */
93#ifndef MSR_PMM
94#define MSR_PMM __MASK(MSR_PMM_LG) /* Performance monitor */
95#endif
96#define MSR_RI __MASK(MSR_RI_LG) /* Recoverable Exception */
97#define MSR_LE __MASK(MSR_LE_LG) /* Little Endian */
98
99#ifdef CONFIG_PPC64
100#define MSR_ MSR_ME | MSR_RI | MSR_IR | MSR_DR | MSR_ISF |MSR_HV
101#define MSR_KERNEL MSR_ | MSR_SF
102
103#define MSR_USER32 MSR_ | MSR_PR | MSR_EE
104#define MSR_USER64 MSR_USER32 | MSR_SF
105
106#else /* 32-bit */
107/* Default MSR for kernel mode. */
108#ifndef MSR_KERNEL /* reg_booke.h also defines this */
109#define MSR_KERNEL (MSR_ME|MSR_RI|MSR_IR|MSR_DR)
110#endif
111
112#define MSR_USER (MSR_KERNEL|MSR_PR|MSR_EE)
113#endif
114
115/* Floating Point Status and Control Register (FPSCR) Fields */
116#define FPSCR_FX 0x80000000 /* FPU exception summary */
117#define FPSCR_FEX 0x40000000 /* FPU enabled exception summary */
118#define FPSCR_VX 0x20000000 /* Invalid operation summary */
119#define FPSCR_OX 0x10000000 /* Overflow exception summary */
120#define FPSCR_UX 0x08000000 /* Underflow exception summary */
121#define FPSCR_ZX 0x04000000 /* Zero-divide exception summary */
122#define FPSCR_XX 0x02000000 /* Inexact exception summary */
123#define FPSCR_VXSNAN 0x01000000 /* Invalid op for SNaN */
124#define FPSCR_VXISI 0x00800000 /* Invalid op for Inv - Inv */
125#define FPSCR_VXIDI 0x00400000 /* Invalid op for Inv / Inv */
126#define FPSCR_VXZDZ 0x00200000 /* Invalid op for Zero / Zero */
127#define FPSCR_VXIMZ 0x00100000 /* Invalid op for Inv * Zero */
128#define FPSCR_VXVC 0x00080000 /* Invalid op for Compare */
129#define FPSCR_FR 0x00040000 /* Fraction rounded */
130#define FPSCR_FI 0x00020000 /* Fraction inexact */
131#define FPSCR_FPRF 0x0001f000 /* FPU Result Flags */
132#define FPSCR_FPCC 0x0000f000 /* FPU Condition Codes */
133#define FPSCR_VXSOFT 0x00000400 /* Invalid op for software request */
134#define FPSCR_VXSQRT 0x00000200 /* Invalid op for square root */
135#define FPSCR_VXCVI 0x00000100 /* Invalid op for integer convert */
136#define FPSCR_VE 0x00000080 /* Invalid op exception enable */
137#define FPSCR_OE 0x00000040 /* IEEE overflow exception enable */
138#define FPSCR_UE 0x00000020 /* IEEE underflow exception enable */
139#define FPSCR_ZE 0x00000010 /* IEEE zero divide exception enable */
140#define FPSCR_XE 0x00000008 /* FP inexact exception enable */
141#define FPSCR_NI 0x00000004 /* FPU non IEEE-Mode */
142#define FPSCR_RN 0x00000003 /* FPU rounding control */
143
144/* Special Purpose Registers (SPRNs)*/
145#define SPRN_CTR 0x009 /* Count Register */
146#define SPRN_DSCR 0x11
147#define SPRN_CTRLF 0x088
148#define SPRN_CTRLT 0x098
149#define CTRL_CT 0xc0000000 /* current thread */
150#define CTRL_CT0 0x80000000 /* thread 0 */
151#define CTRL_CT1 0x40000000 /* thread 1 */
152#define CTRL_TE 0x00c00000 /* thread enable */
153#define CTRL_RUNLATCH 0x1
154#define SPRN_DABR 0x3F5 /* Data Address Breakpoint Register */
155#define DABR_TRANSLATION (1UL << 2)
156#define SPRN_DABRX 0x3F7 /* Data Address Breakpoint Register Extension */
157#define DABRX_USER (1UL << 0)
158#define DABRX_KERNEL (1UL << 1)
159#define SPRN_DAR 0x013 /* Data Address Register */
160#define SPRN_DSISR 0x012 /* Data Storage Interrupt Status Register */
161#define DSISR_NOHPTE 0x40000000 /* no translation found */
162#define DSISR_PROTFAULT 0x08000000 /* protection fault */
163#define DSISR_ISSTORE 0x02000000 /* access was a store */
164#define DSISR_DABRMATCH 0x00400000 /* hit data breakpoint */
165#define DSISR_NOSEGMENT 0x00200000 /* STAB/SLB miss */
166#define SPRN_TBRL 0x10C /* Time Base Read Lower Register (user, R/O) */
167#define SPRN_TBRU 0x10D /* Time Base Read Upper Register (user, R/O) */
168#define SPRN_TBWL 0x11C /* Time Base Lower Register (super, R/W) */
169#define SPRN_TBWU 0x11D /* Time Base Upper Register (super, R/W) */
170#define SPRN_SPURR 0x134 /* Scaled PURR */
171#define SPRN_HIOR 0x137 /* 970 Hypervisor interrupt offset */
172#define SPRN_LPCR 0x13E /* LPAR Control Register */
173#define SPRN_DBAT0L 0x219 /* Data BAT 0 Lower Register */
174#define SPRN_DBAT0U 0x218 /* Data BAT 0 Upper Register */
175#define SPRN_DBAT1L 0x21B /* Data BAT 1 Lower Register */
176#define SPRN_DBAT1U 0x21A /* Data BAT 1 Upper Register */
177#define SPRN_DBAT2L 0x21D /* Data BAT 2 Lower Register */
178#define SPRN_DBAT2U 0x21C /* Data BAT 2 Upper Register */
179#define SPRN_DBAT3L 0x21F /* Data BAT 3 Lower Register */
180#define SPRN_DBAT3U 0x21E /* Data BAT 3 Upper Register */
181#define SPRN_DBAT4L 0x239 /* Data BAT 4 Lower Register */
182#define SPRN_DBAT4U 0x238 /* Data BAT 4 Upper Register */
183#define SPRN_DBAT5L 0x23B /* Data BAT 5 Lower Register */
184#define SPRN_DBAT5U 0x23A /* Data BAT 5 Upper Register */
185#define SPRN_DBAT6L 0x23D /* Data BAT 6 Lower Register */
186#define SPRN_DBAT6U 0x23C /* Data BAT 6 Upper Register */
187#define SPRN_DBAT7L 0x23F /* Data BAT 7 Lower Register */
188#define SPRN_DBAT7U 0x23E /* Data BAT 7 Upper Register */
189
190#define SPRN_DEC 0x016 /* Decrement Register */
191#define SPRN_DER 0x095 /* Debug Enable Regsiter */
192#define DER_RSTE 0x40000000 /* Reset Interrupt */
193#define DER_CHSTPE 0x20000000 /* Check Stop */
194#define DER_MCIE 0x10000000 /* Machine Check Interrupt */
195#define DER_EXTIE 0x02000000 /* External Interrupt */
196#define DER_ALIE 0x01000000 /* Alignment Interrupt */
197#define DER_PRIE 0x00800000 /* Program Interrupt */
198#define DER_FPUVIE 0x00400000 /* FP Unavailable Interrupt */
199#define DER_DECIE 0x00200000 /* Decrementer Interrupt */
200#define DER_SYSIE 0x00040000 /* System Call Interrupt */
201#define DER_TRE 0x00020000 /* Trace Interrupt */
202#define DER_SEIE 0x00004000 /* FP SW Emulation Interrupt */
203#define DER_ITLBMSE 0x00002000 /* Imp. Spec. Instruction TLB Miss */
204#define DER_ITLBERE 0x00001000 /* Imp. Spec. Instruction TLB Error */
205#define DER_DTLBMSE 0x00000800 /* Imp. Spec. Data TLB Miss */
206#define DER_DTLBERE 0x00000400 /* Imp. Spec. Data TLB Error */
207#define DER_LBRKE 0x00000008 /* Load/Store Breakpoint Interrupt */
208#define DER_IBRKE 0x00000004 /* Instruction Breakpoint Interrupt */
209#define DER_EBRKE 0x00000002 /* External Breakpoint Interrupt */
210#define DER_DPIE 0x00000001 /* Dev. Port Nonmaskable Request */
211#define SPRN_DMISS 0x3D0 /* Data TLB Miss Register */
212#define SPRN_EAR 0x11A /* External Address Register */
213#define SPRN_HASH1 0x3D2 /* Primary Hash Address Register */
214#define SPRN_HASH2 0x3D3 /* Secondary Hash Address Resgister */
215#define SPRN_HID0 0x3F0 /* Hardware Implementation Register 0 */
216#define HID0_EMCP (1<<31) /* Enable Machine Check pin */
217#define HID0_EBA (1<<29) /* Enable Bus Address Parity */
218#define HID0_EBD (1<<28) /* Enable Bus Data Parity */
219#define HID0_SBCLK (1<<27)
220#define HID0_EICE (1<<26)
221#define HID0_TBEN (1<<26) /* Timebase enable - 745x */
222#define HID0_ECLK (1<<25)
223#define HID0_PAR (1<<24)
224#define HID0_STEN (1<<24) /* Software table search enable - 745x */
225#define HID0_HIGH_BAT (1<<23) /* Enable high BATs - 7455 */
226#define HID0_DOZE (1<<23)
227#define HID0_NAP (1<<22)
228#define HID0_SLEEP (1<<21)
229#define HID0_DPM (1<<20)
230#define HID0_BHTCLR (1<<18) /* Clear branch history table - 7450 */
231#define HID0_XAEN (1<<17) /* Extended addressing enable - 7450 */
232#define HID0_NHR (1<<16) /* Not hard reset (software bit-7450)*/
233#define HID0_ICE (1<<15) /* Instruction Cache Enable */
234#define HID0_DCE (1<<14) /* Data Cache Enable */
235#define HID0_ILOCK (1<<13) /* Instruction Cache Lock */
236#define HID0_DLOCK (1<<12) /* Data Cache Lock */
237#define HID0_ICFI (1<<11) /* Instr. Cache Flash Invalidate */
238#define HID0_DCI (1<<10) /* Data Cache Invalidate */
239#define HID0_SPD (1<<9) /* Speculative disable */
240#define HID0_DAPUEN (1<<8) /* Debug APU enable */
241#define HID0_SGE (1<<7) /* Store Gathering Enable */
242#define HID0_SIED (1<<7) /* Serial Instr. Execution [Disable] */
243#define HID0_DFCA (1<<6) /* Data Cache Flush Assist */
244#define HID0_LRSTK (1<<4) /* Link register stack - 745x */
245#define HID0_BTIC (1<<5) /* Branch Target Instr Cache Enable */
246#define HID0_ABE (1<<3) /* Address Broadcast Enable */
247#define HID0_FOLD (1<<3) /* Branch Folding enable - 745x */
248#define HID0_BHTE (1<<2) /* Branch History Table Enable */
249#define HID0_BTCD (1<<1) /* Branch target cache disable */
250#define HID0_NOPDST (1<<1) /* No-op dst, dstt, etc. instr. */
251#define HID0_NOPTI (1<<0) /* No-op dcbt and dcbst instr. */
252
253#define SPRN_HID1 0x3F1 /* Hardware Implementation Register 1 */
254#define HID1_EMCP (1<<31) /* 7450 Machine Check Pin Enable */
255#define HID1_DFS (1<<22) /* 7447A Dynamic Frequency Scaling */
256#define HID1_PC0 (1<<16) /* 7450 PLL_CFG[0] */
257#define HID1_PC1 (1<<15) /* 7450 PLL_CFG[1] */
258#define HID1_PC2 (1<<14) /* 7450 PLL_CFG[2] */
259#define HID1_PC3 (1<<13) /* 7450 PLL_CFG[3] */
260#define HID1_SYNCBE (1<<11) /* 7450 ABE for sync, eieio */
261#define HID1_ABE (1<<10) /* 7450 Address Broadcast Enable */
262#define HID1_PS (1<<16) /* 750FX PLL selection */
263#define SPRN_HID2 0x3F8 /* Hardware Implementation Register 2 */
264#define SPRN_IABR 0x3F2 /* Instruction Address Breakpoint Register */
265#define SPRN_HID4 0x3F4 /* 970 HID4 */
266#define SPRN_HID5 0x3F6 /* 970 HID5 */
267#define SPRN_HID6 0x3F9 /* BE HID 6 */
268#define HID6_LB (0x0F<<12) /* Concurrent Large Page Modes */
269#define HID6_DLP (1<<20) /* Disable all large page modes (4K only) */
270#define SPRN_TSC_CELL 0x399 /* Thread switch control on Cell */
271#define TSC_CELL_DEC_ENABLE_0 0x400000 /* Decrementer Interrupt */
272#define TSC_CELL_DEC_ENABLE_1 0x200000 /* Decrementer Interrupt */
273#define TSC_CELL_EE_ENABLE 0x100000 /* External Interrupt */
274#define TSC_CELL_EE_BOOST 0x080000 /* External Interrupt Boost */
275#define SPRN_TSC 0x3FD /* Thread switch control on others */
276#define SPRN_TST 0x3FC /* Thread switch timeout on others */
277#if !defined(SPRN_IAC1) && !defined(SPRN_IAC2)
278#define SPRN_IAC1 0x3F4 /* Instruction Address Compare 1 */
279#define SPRN_IAC2 0x3F5 /* Instruction Address Compare 2 */
280#endif
281#define SPRN_IBAT0L 0x211 /* Instruction BAT 0 Lower Register */
282#define SPRN_IBAT0U 0x210 /* Instruction BAT 0 Upper Register */
283#define SPRN_IBAT1L 0x213 /* Instruction BAT 1 Lower Register */
284#define SPRN_IBAT1U 0x212 /* Instruction BAT 1 Upper Register */
285#define SPRN_IBAT2L 0x215 /* Instruction BAT 2 Lower Register */
286#define SPRN_IBAT2U 0x214 /* Instruction BAT 2 Upper Register */
287#define SPRN_IBAT3L 0x217 /* Instruction BAT 3 Lower Register */
288#define SPRN_IBAT3U 0x216 /* Instruction BAT 3 Upper Register */
289#define SPRN_IBAT4L 0x231 /* Instruction BAT 4 Lower Register */
290#define SPRN_IBAT4U 0x230 /* Instruction BAT 4 Upper Register */
291#define SPRN_IBAT5L 0x233 /* Instruction BAT 5 Lower Register */
292#define SPRN_IBAT5U 0x232 /* Instruction BAT 5 Upper Register */
293#define SPRN_IBAT6L 0x235 /* Instruction BAT 6 Lower Register */
294#define SPRN_IBAT6U 0x234 /* Instruction BAT 6 Upper Register */
295#define SPRN_IBAT7L 0x237 /* Instruction BAT 7 Lower Register */
296#define SPRN_IBAT7U 0x236 /* Instruction BAT 7 Upper Register */
297#define SPRN_ICMP 0x3D5 /* Instruction TLB Compare Register */
298#define SPRN_ICTC 0x3FB /* Instruction Cache Throttling Control Reg */
299#define SPRN_ICTRL 0x3F3 /* 1011 7450 icache and interrupt ctrl */
300#define ICTRL_EICE 0x08000000 /* enable icache parity errs */
301#define ICTRL_EDC 0x04000000 /* enable dcache parity errs */
302#define ICTRL_EICP 0x00000100 /* enable icache par. check */
303#define SPRN_IMISS 0x3D4 /* Instruction TLB Miss Register */
304#define SPRN_IMMR 0x27E /* Internal Memory Map Register */
305#define SPRN_L2CR 0x3F9 /* Level 2 Cache Control Regsiter */
306#define SPRN_L2CR2 0x3f8
307#define L2CR_L2E 0x80000000 /* L2 enable */
308#define L2CR_L2PE 0x40000000 /* L2 parity enable */
309#define L2CR_L2SIZ_MASK 0x30000000 /* L2 size mask */
310#define L2CR_L2SIZ_256KB 0x10000000 /* L2 size 256KB */
311#define L2CR_L2SIZ_512KB 0x20000000 /* L2 size 512KB */
312#define L2CR_L2SIZ_1MB 0x30000000 /* L2 size 1MB */
313#define L2CR_L2CLK_MASK 0x0e000000 /* L2 clock mask */
314#define L2CR_L2CLK_DISABLED 0x00000000 /* L2 clock disabled */
315#define L2CR_L2CLK_DIV1 0x02000000 /* L2 clock / 1 */
316#define L2CR_L2CLK_DIV1_5 0x04000000 /* L2 clock / 1.5 */
317#define L2CR_L2CLK_DIV2 0x08000000 /* L2 clock / 2 */
318#define L2CR_L2CLK_DIV2_5 0x0a000000 /* L2 clock / 2.5 */
319#define L2CR_L2CLK_DIV3 0x0c000000 /* L2 clock / 3 */
320#define L2CR_L2RAM_MASK 0x01800000 /* L2 RAM type mask */
321#define L2CR_L2RAM_FLOW 0x00000000 /* L2 RAM flow through */
322#define L2CR_L2RAM_PIPE 0x01000000 /* L2 RAM pipelined */
323#define L2CR_L2RAM_PIPE_LW 0x01800000 /* L2 RAM pipelined latewr */
324#define L2CR_L2DO 0x00400000 /* L2 data only */
325#define L2CR_L2I 0x00200000 /* L2 global invalidate */
326#define L2CR_L2CTL 0x00100000 /* L2 RAM control */
327#define L2CR_L2WT 0x00080000 /* L2 write-through */
328#define L2CR_L2TS 0x00040000 /* L2 test support */
329#define L2CR_L2OH_MASK 0x00030000 /* L2 output hold mask */
330#define L2CR_L2OH_0_5 0x00000000 /* L2 output hold 0.5 ns */
331#define L2CR_L2OH_1_0 0x00010000 /* L2 output hold 1.0 ns */
332#define L2CR_L2SL 0x00008000 /* L2 DLL slow */
333#define L2CR_L2DF 0x00004000 /* L2 differential clock */
334#define L2CR_L2BYP 0x00002000 /* L2 DLL bypass */
335#define L2CR_L2IP 0x00000001 /* L2 GI in progress */
336#define L2CR_L2IO_745x 0x00100000 /* L2 instr. only (745x) */
337#define L2CR_L2DO_745x 0x00010000 /* L2 data only (745x) */
338#define L2CR_L2REP_745x 0x00001000 /* L2 repl. algorithm (745x) */
339#define L2CR_L2HWF_745x 0x00000800 /* L2 hardware flush (745x) */
340#define SPRN_L3CR 0x3FA /* Level 3 Cache Control Regsiter */
341#define L3CR_L3E 0x80000000 /* L3 enable */
342#define L3CR_L3PE 0x40000000 /* L3 data parity enable */
343#define L3CR_L3APE 0x20000000 /* L3 addr parity enable */
344#define L3CR_L3SIZ 0x10000000 /* L3 size */
345#define L3CR_L3CLKEN 0x08000000 /* L3 clock enable */
346#define L3CR_L3RES 0x04000000 /* L3 special reserved bit */
347#define L3CR_L3CLKDIV 0x03800000 /* L3 clock divisor */
348#define L3CR_L3IO 0x00400000 /* L3 instruction only */
349#define L3CR_L3SPO 0x00040000 /* L3 sample point override */
350#define L3CR_L3CKSP 0x00030000 /* L3 clock sample point */
351#define L3CR_L3PSP 0x0000e000 /* L3 P-clock sample point */
352#define L3CR_L3REP 0x00001000 /* L3 replacement algorithm */
353#define L3CR_L3HWF 0x00000800 /* L3 hardware flush */
354#define L3CR_L3I 0x00000400 /* L3 global invalidate */
355#define L3CR_L3RT 0x00000300 /* L3 SRAM type */
356#define L3CR_L3NIRCA 0x00000080 /* L3 non-integer ratio clock adj. */
357#define L3CR_L3DO 0x00000040 /* L3 data only mode */
358#define L3CR_PMEN 0x00000004 /* L3 private memory enable */
359#define L3CR_PMSIZ 0x00000001 /* L3 private memory size */
360
361#define SPRN_MSSCR0 0x3f6 /* Memory Subsystem Control Register 0 */
362#define SPRN_MSSSR0 0x3f7 /* Memory Subsystem Status Register 1 */
363#define SPRN_LDSTCR 0x3f8 /* Load/Store control register */
364#define SPRN_LDSTDB 0x3f4 /* */
365#define SPRN_LR 0x008 /* Link Register */
366#ifndef SPRN_PIR
367#define SPRN_PIR 0x3FF /* Processor Identification Register */
368#endif
369#define SPRN_PTEHI 0x3D5 /* 981 7450 PTE HI word (S/W TLB load) */
370#define SPRN_PTELO 0x3D6 /* 982 7450 PTE LO word (S/W TLB load) */
371#define SPRN_PURR 0x135 /* Processor Utilization of Resources Reg */
372#define SPRN_PVR 0x11F /* Processor Version Register */
373#define SPRN_RPA 0x3D6 /* Required Physical Address Register */
374#define SPRN_SDA 0x3BF /* Sampled Data Address Register */
375#define SPRN_SDR1 0x019 /* MMU Hash Base Register */
376#define SPRN_ASR 0x118 /* Address Space Register */
377#define SPRN_SIA 0x3BB /* Sampled Instruction Address Register */
378#define SPRN_SPRG0 0x110 /* Special Purpose Register General 0 */
379#define SPRN_SPRG1 0x111 /* Special Purpose Register General 1 */
380#define SPRN_SPRG2 0x112 /* Special Purpose Register General 2 */
381#define SPRN_SPRG3 0x113 /* Special Purpose Register General 3 */
382#define SPRN_SPRG4 0x114 /* Special Purpose Register General 4 */
383#define SPRN_SPRG5 0x115 /* Special Purpose Register General 5 */
384#define SPRN_SPRG6 0x116 /* Special Purpose Register General 6 */
385#define SPRN_SPRG7 0x117 /* Special Purpose Register General 7 */
386#define SPRN_SRR0 0x01A /* Save/Restore Register 0 */
387#define SPRN_SRR1 0x01B /* Save/Restore Register 1 */
388#define SRR1_WAKEMASK 0x00380000 /* reason for wakeup */
389#define SRR1_WAKERESET 0x00380000 /* System reset */
390#define SRR1_WAKESYSERR 0x00300000 /* System error */
391#define SRR1_WAKEEE 0x00200000 /* External interrupt */
392#define SRR1_WAKEMT 0x00280000 /* mtctrl */
393#define SRR1_WAKEDEC 0x00180000 /* Decrementer interrupt */
394#define SRR1_WAKETHERM 0x00100000 /* Thermal management interrupt */
395#define SPRN_HSRR0 0x13A /* Save/Restore Register 0 */
396#define SPRN_HSRR1 0x13B /* Save/Restore Register 1 */
397
398#define SPRN_TBCTL 0x35f /* PA6T Timebase control register */
399#define TBCTL_FREEZE 0x0000000000000000ull /* Freeze all tbs */
400#define TBCTL_RESTART 0x0000000100000000ull /* Restart all tbs */
401#define TBCTL_UPDATE_UPPER 0x0000000200000000ull /* Set upper 32 bits */
402#define TBCTL_UPDATE_LOWER 0x0000000300000000ull /* Set lower 32 bits */
403
404#ifndef SPRN_SVR
405#define SPRN_SVR 0x11E /* System Version Register */
406#endif
407#define SPRN_THRM1 0x3FC /* Thermal Management Register 1 */
408/* these bits were defined in inverted endian sense originally, ugh, confusing */
409#define THRM1_TIN (1 << 31)
410#define THRM1_TIV (1 << 30)
411#define THRM1_THRES(x) ((x&0x7f)<<23)
412#define THRM3_SITV(x) ((x&0x3fff)<<1)
413#define THRM1_TID (1<<2)
414#define THRM1_TIE (1<<1)
415#define THRM1_V (1<<0)
416#define SPRN_THRM2 0x3FD /* Thermal Management Register 2 */
417#define SPRN_THRM3 0x3FE /* Thermal Management Register 3 */
418#define THRM3_E (1<<0)
419#define SPRN_TLBMISS 0x3D4 /* 980 7450 TLB Miss Register */
420#define SPRN_UMMCR0 0x3A8 /* User Monitor Mode Control Register 0 */
421#define SPRN_UMMCR1 0x3AC /* User Monitor Mode Control Register 0 */
422#define SPRN_UPMC1 0x3A9 /* User Performance Counter Register 1 */
423#define SPRN_UPMC2 0x3AA /* User Performance Counter Register 2 */
424#define SPRN_UPMC3 0x3AD /* User Performance Counter Register 3 */
425#define SPRN_UPMC4 0x3AE /* User Performance Counter Register 4 */
426#define SPRN_USIA 0x3AB /* User Sampled Instruction Address Register */
427#define SPRN_VRSAVE 0x100 /* Vector Register Save Register */
428#define SPRN_XER 0x001 /* Fixed Point Exception Register */
429
430#define SPRN_SCOMC 0x114 /* SCOM Access Control */
431#define SPRN_SCOMD 0x115 /* SCOM Access DATA */
432
433/* Performance monitor SPRs */
434#ifdef CONFIG_PPC64
435#define SPRN_MMCR0 795
436#define MMCR0_FC 0x80000000UL /* freeze counters */
437#define MMCR0_FCS 0x40000000UL /* freeze in supervisor state */
438#define MMCR0_KERNEL_DISABLE MMCR0_FCS
439#define MMCR0_FCP 0x20000000UL /* freeze in problem state */
440#define MMCR0_PROBLEM_DISABLE MMCR0_FCP
441#define MMCR0_FCM1 0x10000000UL /* freeze counters while MSR mark = 1 */
442#define MMCR0_FCM0 0x08000000UL /* freeze counters while MSR mark = 0 */
443#define MMCR0_PMXE 0x04000000UL /* performance monitor exception enable */
444#define MMCR0_FCECE 0x02000000UL /* freeze ctrs on enabled cond or event */
445#define MMCR0_TBEE 0x00400000UL /* time base exception enable */
446#define MMCR0_PMC1CE 0x00008000UL /* PMC1 count enable*/
447#define MMCR0_PMCjCE 0x00004000UL /* PMCj count enable*/
448#define MMCR0_TRIGGER 0x00002000UL /* TRIGGER enable */
449#define MMCR0_PMAO 0x00000080UL /* performance monitor alert has occurred, set to 0 after handling exception */
450#define MMCR0_SHRFC 0x00000040UL /* SHRre freeze conditions between threads */
451#define MMCR0_FCTI 0x00000008UL /* freeze counters in tags inactive mode */
452#define MMCR0_FCTA 0x00000004UL /* freeze counters in tags active mode */
453#define MMCR0_FCWAIT 0x00000002UL /* freeze counter in WAIT state */
454#define MMCR0_FCHV 0x00000001UL /* freeze conditions in hypervisor mode */
455#define SPRN_MMCR1 798
456#define SPRN_MMCRA 0x312
457#define MMCRA_SIHV 0x10000000UL /* state of MSR HV when SIAR set */
458#define MMCRA_SIPR 0x08000000UL /* state of MSR PR when SIAR set */
459#define MMCRA_SLOT 0x07000000UL /* SLOT bits (37-39) */
460#define MMCRA_SLOT_SHIFT 24
461#define MMCRA_SAMPLE_ENABLE 0x00000001UL /* enable sampling */
462#define POWER6_MMCRA_SIHV 0x0000040000000000ULL
463#define POWER6_MMCRA_SIPR 0x0000020000000000ULL
464#define POWER6_MMCRA_THRM 0x00000020UL
465#define POWER6_MMCRA_OTHER 0x0000000EUL
466#define SPRN_PMC1 787
467#define SPRN_PMC2 788
468#define SPRN_PMC3 789
469#define SPRN_PMC4 790
470#define SPRN_PMC5 791
471#define SPRN_PMC6 792
472#define SPRN_PMC7 793
473#define SPRN_PMC8 794
474#define SPRN_SIAR 780
475#define SPRN_SDAR 781
476
477#define SPRN_PA6T_MMCR0 795
478#define PA6T_MMCR0_EN0 0x0000000000000001UL
479#define PA6T_MMCR0_EN1 0x0000000000000002UL
480#define PA6T_MMCR0_EN2 0x0000000000000004UL
481#define PA6T_MMCR0_EN3 0x0000000000000008UL
482#define PA6T_MMCR0_EN4 0x0000000000000010UL
483#define PA6T_MMCR0_EN5 0x0000000000000020UL
484#define PA6T_MMCR0_SUPEN 0x0000000000000040UL
485#define PA6T_MMCR0_PREN 0x0000000000000080UL
486#define PA6T_MMCR0_HYPEN 0x0000000000000100UL
487#define PA6T_MMCR0_FCM0 0x0000000000000200UL
488#define PA6T_MMCR0_FCM1 0x0000000000000400UL
489#define PA6T_MMCR0_INTGEN 0x0000000000000800UL
490#define PA6T_MMCR0_INTEN0 0x0000000000001000UL
491#define PA6T_MMCR0_INTEN1 0x0000000000002000UL
492#define PA6T_MMCR0_INTEN2 0x0000000000004000UL
493#define PA6T_MMCR0_INTEN3 0x0000000000008000UL
494#define PA6T_MMCR0_INTEN4 0x0000000000010000UL
495#define PA6T_MMCR0_INTEN5 0x0000000000020000UL
496#define PA6T_MMCR0_DISCNT 0x0000000000040000UL
497#define PA6T_MMCR0_UOP 0x0000000000080000UL
498#define PA6T_MMCR0_TRG 0x0000000000100000UL
499#define PA6T_MMCR0_TRGEN 0x0000000000200000UL
500#define PA6T_MMCR0_TRGREG 0x0000000001600000UL
501#define PA6T_MMCR0_SIARLOG 0x0000000002000000UL
502#define PA6T_MMCR0_SDARLOG 0x0000000004000000UL
503#define PA6T_MMCR0_PROEN 0x0000000008000000UL
504#define PA6T_MMCR0_PROLOG 0x0000000010000000UL
505#define PA6T_MMCR0_DAMEN2 0x0000000020000000UL
506#define PA6T_MMCR0_DAMEN3 0x0000000040000000UL
507#define PA6T_MMCR0_DAMEN4 0x0000000080000000UL
508#define PA6T_MMCR0_DAMEN5 0x0000000100000000UL
509#define PA6T_MMCR0_DAMSEL2 0x0000000200000000UL
510#define PA6T_MMCR0_DAMSEL3 0x0000000400000000UL
511#define PA6T_MMCR0_DAMSEL4 0x0000000800000000UL
512#define PA6T_MMCR0_DAMSEL5 0x0000001000000000UL
513#define PA6T_MMCR0_HANDDIS 0x0000002000000000UL
514#define PA6T_MMCR0_PCTEN 0x0000004000000000UL
515#define PA6T_MMCR0_SOCEN 0x0000008000000000UL
516#define PA6T_MMCR0_SOCMOD 0x0000010000000000UL
517
518#define SPRN_PA6T_MMCR1 798
519#define PA6T_MMCR1_ES2 0x00000000000000ffUL
520#define PA6T_MMCR1_ES3 0x000000000000ff00UL
521#define PA6T_MMCR1_ES4 0x0000000000ff0000UL
522#define PA6T_MMCR1_ES5 0x00000000ff000000UL
523
524#define SPRN_PA6T_UPMC0 771 /* User PerfMon Counter 0 */
525#define SPRN_PA6T_UPMC1 772 /* ... */
526#define SPRN_PA6T_UPMC2 773
527#define SPRN_PA6T_UPMC3 774
528#define SPRN_PA6T_UPMC4 775
529#define SPRN_PA6T_UPMC5 776
530#define SPRN_PA6T_UMMCR0 779 /* User Monitor Mode Control Register 0 */
531#define SPRN_PA6T_SIAR 780 /* Sampled Instruction Address */
532#define SPRN_PA6T_UMMCR1 782 /* User Monitor Mode Control Register 1 */
533#define SPRN_PA6T_SIER 785 /* Sampled Instruction Event Register */
534#define SPRN_PA6T_PMC0 787
535#define SPRN_PA6T_PMC1 788
536#define SPRN_PA6T_PMC2 789
537#define SPRN_PA6T_PMC3 790
538#define SPRN_PA6T_PMC4 791
539#define SPRN_PA6T_PMC5 792
540#define SPRN_PA6T_TSR0 793 /* Timestamp Register 0 */
541#define SPRN_PA6T_TSR1 794 /* Timestamp Register 1 */
542#define SPRN_PA6T_TSR2 799 /* Timestamp Register 2 */
543#define SPRN_PA6T_TSR3 784 /* Timestamp Register 3 */
544
545#define SPRN_PA6T_IER 981 /* Icache Error Register */
546#define SPRN_PA6T_DER 982 /* Dcache Error Register */
547#define SPRN_PA6T_BER 862 /* BIU Error Address Register */
548#define SPRN_PA6T_MER 849 /* MMU Error Register */
549
550#define SPRN_PA6T_IMA0 880 /* Instruction Match Array 0 */
551#define SPRN_PA6T_IMA1 881 /* ... */
552#define SPRN_PA6T_IMA2 882
553#define SPRN_PA6T_IMA3 883
554#define SPRN_PA6T_IMA4 884
555#define SPRN_PA6T_IMA5 885
556#define SPRN_PA6T_IMA6 886
557#define SPRN_PA6T_IMA7 887
558#define SPRN_PA6T_IMA8 888
559#define SPRN_PA6T_IMA9 889
560#define SPRN_PA6T_BTCR 978 /* Breakpoint and Tagging Control Register */
561#define SPRN_PA6T_IMAAT 979 /* Instruction Match Array Action Table */
562#define SPRN_PA6T_PCCR 1019 /* Power Counter Control Register */
563#define SPRN_BKMK 1020 /* Cell Bookmark Register */
564#define SPRN_PA6T_RPCCR 1021 /* Retire PC Trace Control Register */
565
566
567#else /* 32-bit */
568#define SPRN_MMCR0 952 /* Monitor Mode Control Register 0 */
569#define MMCR0_FC 0x80000000UL /* freeze counters */
570#define MMCR0_FCS 0x40000000UL /* freeze in supervisor state */
571#define MMCR0_FCP 0x20000000UL /* freeze in problem state */
572#define MMCR0_FCM1 0x10000000UL /* freeze counters while MSR mark = 1 */
573#define MMCR0_FCM0 0x08000000UL /* freeze counters while MSR mark = 0 */
574#define MMCR0_PMXE 0x04000000UL /* performance monitor exception enable */
575#define MMCR0_FCECE 0x02000000UL /* freeze ctrs on enabled cond or event */
576#define MMCR0_TBEE 0x00400000UL /* time base exception enable */
577#define MMCR0_PMC1CE 0x00008000UL /* PMC1 count enable*/
578#define MMCR0_PMCnCE 0x00004000UL /* count enable for all but PMC 1*/
579#define MMCR0_TRIGGER 0x00002000UL /* TRIGGER enable */
580#define MMCR0_PMC1SEL 0x00001fc0UL /* PMC 1 Event */
581#define MMCR0_PMC2SEL 0x0000003fUL /* PMC 2 Event */
582
583#define SPRN_MMCR1 956
584#define MMCR1_PMC3SEL 0xf8000000UL /* PMC 3 Event */
585#define MMCR1_PMC4SEL 0x07c00000UL /* PMC 4 Event */
586#define MMCR1_PMC5SEL 0x003e0000UL /* PMC 5 Event */
587#define MMCR1_PMC6SEL 0x0001f800UL /* PMC 6 Event */
588#define SPRN_MMCR2 944
589#define SPRN_PMC1 953 /* Performance Counter Register 1 */
590#define SPRN_PMC2 954 /* Performance Counter Register 2 */
591#define SPRN_PMC3 957 /* Performance Counter Register 3 */
592#define SPRN_PMC4 958 /* Performance Counter Register 4 */
593#define SPRN_PMC5 945 /* Performance Counter Register 5 */
594#define SPRN_PMC6 946 /* Performance Counter Register 6 */
595
596#define SPRN_SIAR 955 /* Sampled Instruction Address Register */
597
598/* Bit definitions for MMCR0 and PMC1 / PMC2. */
599#define MMCR0_PMC1_CYCLES (1 << 7)
600#define MMCR0_PMC1_ICACHEMISS (5 << 7)
601#define MMCR0_PMC1_DTLB (6 << 7)
602#define MMCR0_PMC2_DCACHEMISS 0x6
603#define MMCR0_PMC2_CYCLES 0x1
604#define MMCR0_PMC2_ITLB 0x7
605#define MMCR0_PMC2_LOADMISSTIME 0x5
606#endif
607
608/*
609 * An mtfsf instruction with the L bit set. On CPUs that support this a
610 * full 64bits of FPSCR is restored and on other CPUs the L bit is ignored.
611 *
612 * Until binutils gets the new form of mtfsf, hardwire the instruction.
613 */
614#ifdef CONFIG_PPC64
615#define MTFSF_L(REG) \
616 .long (0xfc00058e | ((0xff) << 17) | ((REG) << 11) | (1 << 25))
617#else
618#define MTFSF_L(REG) mtfsf 0xff, (REG)
619#endif
620
621/* Processor Version Register (PVR) field extraction */
622
623#define PVR_VER(pvr) (((pvr) >> 16) & 0xFFFF) /* Version field */
624#define PVR_REV(pvr) (((pvr) >> 0) & 0xFFFF) /* Revison field */
625
626#define __is_processor(pv) (PVR_VER(mfspr(SPRN_PVR)) == (pv))
627
628/*
629 * IBM has further subdivided the standard PowerPC 16-bit version and
630 * revision subfields of the PVR for the PowerPC 403s into the following:
631 */
632
633#define PVR_FAM(pvr) (((pvr) >> 20) & 0xFFF) /* Family field */
634#define PVR_MEM(pvr) (((pvr) >> 16) & 0xF) /* Member field */
635#define PVR_CORE(pvr) (((pvr) >> 12) & 0xF) /* Core field */
636#define PVR_CFG(pvr) (((pvr) >> 8) & 0xF) /* Configuration field */
637#define PVR_MAJ(pvr) (((pvr) >> 4) & 0xF) /* Major revision field */
638#define PVR_MIN(pvr) (((pvr) >> 0) & 0xF) /* Minor revision field */
639
640/* Processor Version Numbers */
641
642#define PVR_403GA 0x00200000
643#define PVR_403GB 0x00200100
644#define PVR_403GC 0x00200200
645#define PVR_403GCX 0x00201400
646#define PVR_405GP 0x40110000
647#define PVR_STB03XXX 0x40310000
648#define PVR_NP405H 0x41410000
649#define PVR_NP405L 0x41610000
650#define PVR_601 0x00010000
651#define PVR_602 0x00050000
652#define PVR_603 0x00030000
653#define PVR_603e 0x00060000
654#define PVR_603ev 0x00070000
655#define PVR_603r 0x00071000
656#define PVR_604 0x00040000
657#define PVR_604e 0x00090000
658#define PVR_604r 0x000A0000
659#define PVR_620 0x00140000
660#define PVR_740 0x00080000
661#define PVR_750 PVR_740
662#define PVR_740P 0x10080000
663#define PVR_750P PVR_740P
664#define PVR_7400 0x000C0000
665#define PVR_7410 0x800C0000
666#define PVR_7450 0x80000000
667#define PVR_8540 0x80200000
668#define PVR_8560 0x80200000
669/*
670 * For the 8xx processors, all of them report the same PVR family for
671 * the PowerPC core. The various versions of these processors must be
672 * differentiated by the version number in the Communication Processor
673 * Module (CPM).
674 */
675#define PVR_821 0x00500000
676#define PVR_823 PVR_821
677#define PVR_850 PVR_821
678#define PVR_860 PVR_821
679#define PVR_8240 0x00810100
680#define PVR_8245 0x80811014
681#define PVR_8260 PVR_8240
682
683/* 64-bit processors */
684/* XXX the prefix should be PVR_, we'll do a global sweep to fix it one day */
685#define PV_NORTHSTAR 0x0033
686#define PV_PULSAR 0x0034
687#define PV_POWER4 0x0035
688#define PV_ICESTAR 0x0036
689#define PV_SSTAR 0x0037
690#define PV_POWER4p 0x0038
691#define PV_970 0x0039
692#define PV_POWER5 0x003A
693#define PV_POWER5p 0x003B
694#define PV_970FX 0x003C
695#define PV_630 0x0040
696#define PV_630p 0x0041
697#define PV_970MP 0x0044
698#define PV_970GX 0x0045
699#define PV_BE 0x0070
700#define PV_PA6T 0x0090
701
702/* Macros for setting and retrieving special purpose registers */
703#ifndef __ASSEMBLY__
704#define mfmsr() ({unsigned long rval; \
705 asm volatile("mfmsr %0" : "=r" (rval)); rval;})
706#ifdef CONFIG_PPC64
707#define __mtmsrd(v, l) asm volatile("mtmsrd %0," __stringify(l) \
708 : : "r" (v))
709#define mtmsrd(v) __mtmsrd((v), 0)
710#define mtmsr(v) mtmsrd(v)
711#else
712#define mtmsr(v) asm volatile("mtmsr %0" : : "r" (v))
713#endif
714
715#define mfspr(rn) ({unsigned long rval; \
716 asm volatile("mfspr %0," __stringify(rn) \
717 : "=r" (rval)); rval;})
718#define mtspr(rn, v) asm volatile("mtspr " __stringify(rn) ",%0" : : "r" (v))
719
720#ifdef __powerpc64__
721#ifdef CONFIG_PPC_CELL
722#define mftb() ({unsigned long rval; \
723 asm volatile( \
724 "90: mftb %0;\n" \
725 "97: cmpwi %0,0;\n" \
726 " beq- 90b;\n" \
727 "99:\n" \
728 ".section __ftr_fixup,\"a\"\n" \
729 ".align 3\n" \
730 "98:\n" \
731 " .llong %1\n" \
732 " .llong %1\n" \
733 " .llong 97b-98b\n" \
734 " .llong 99b-98b\n" \
735 ".previous" \
736 : "=r" (rval) : "i" (CPU_FTR_CELL_TB_BUG)); rval;})
737#else
738#define mftb() ({unsigned long rval; \
739 asm volatile("mftb %0" : "=r" (rval)); rval;})
740#endif /* !CONFIG_PPC_CELL */
741
742#else /* __powerpc64__ */
743
744#define mftbl() ({unsigned long rval; \
745 asm volatile("mftbl %0" : "=r" (rval)); rval;})
746#define mftbu() ({unsigned long rval; \
747 asm volatile("mftbu %0" : "=r" (rval)); rval;})
748#endif /* !__powerpc64__ */
749
750#define mttbl(v) asm volatile("mttbl %0":: "r"(v))
751#define mttbu(v) asm volatile("mttbu %0":: "r"(v))
752
753#ifdef CONFIG_PPC32
754#define mfsrin(v) ({unsigned int rval; \
755 asm volatile("mfsrin %0,%1" : "=r" (rval) : "r" (v)); \
756 rval;})
757#endif
758
759#define proc_trap() asm volatile("trap")
760
761#ifdef CONFIG_PPC64
762
763extern void ppc64_runlatch_on(void);
764extern void ppc64_runlatch_off(void);
765
766extern unsigned long scom970_read(unsigned int address);
767extern void scom970_write(unsigned int address, unsigned long value);
768
769#else
770#define ppc64_runlatch_on()
771#define ppc64_runlatch_off()
772
773#endif /* CONFIG_PPC64 */
774
775#define __get_SP() ({unsigned long sp; \
776 asm volatile("mr %0,1": "=r" (sp)); sp;})
777
778#endif /* __ASSEMBLY__ */
779#endif /* __KERNEL__ */
780#endif /* _ASM_POWERPC_REG_H */