at v2.6.24 8.0 kB view raw
1#ifndef _ASM_POWERPC_PROCESSOR_H 2#define _ASM_POWERPC_PROCESSOR_H 3 4/* 5 * Copyright (C) 2001 PPC 64 Team, IBM Corp 6 * 7 * This program is free software; you can redistribute it and/or 8 * modify it under the terms of the GNU General Public License 9 * as published by the Free Software Foundation; either version 10 * 2 of the License, or (at your option) any later version. 11 */ 12 13#include <asm/reg.h> 14 15#ifndef __ASSEMBLY__ 16#include <linux/compiler.h> 17#include <asm/ptrace.h> 18#include <asm/types.h> 19 20/* We do _not_ want to define new machine types at all, those must die 21 * in favor of using the device-tree 22 * -- BenH. 23 */ 24 25/* PREP sub-platform types see residual.h for these */ 26#define _PREP_Motorola 0x01 /* motorola prep */ 27#define _PREP_Firm 0x02 /* firmworks prep */ 28#define _PREP_IBM 0x00 /* ibm prep */ 29#define _PREP_Bull 0x03 /* bull prep */ 30 31/* CHRP sub-platform types. These are arbitrary */ 32#define _CHRP_Motorola 0x04 /* motorola chrp, the cobra */ 33#define _CHRP_IBM 0x05 /* IBM chrp, the longtrail and longtrail 2 */ 34#define _CHRP_Pegasos 0x06 /* Genesi/bplan's Pegasos and Pegasos2 */ 35#define _CHRP_briq 0x07 /* TotalImpact's briQ */ 36 37#if defined(__KERNEL__) && defined(CONFIG_PPC32) 38 39extern int _chrp_type; 40 41#ifdef CONFIG_PPC_PREP 42 43/* what kind of prep workstation we are */ 44extern int _prep_type; 45 46#endif /* CONFIG_PPC_PREP */ 47 48#endif /* defined(__KERNEL__) && defined(CONFIG_PPC32) */ 49 50/* 51 * Default implementation of macro that returns current 52 * instruction pointer ("program counter"). 53 */ 54#define current_text_addr() ({ __label__ _l; _l: &&_l;}) 55 56/* Macros for adjusting thread priority (hardware multi-threading) */ 57#define HMT_very_low() asm volatile("or 31,31,31 # very low priority") 58#define HMT_low() asm volatile("or 1,1,1 # low priority") 59#define HMT_medium_low() asm volatile("or 6,6,6 # medium low priority") 60#define HMT_medium() asm volatile("or 2,2,2 # medium priority") 61#define HMT_medium_high() asm volatile("or 5,5,5 # medium high priority") 62#define HMT_high() asm volatile("or 3,3,3 # high priority") 63 64#ifdef __KERNEL__ 65 66extern int have_of; 67 68struct task_struct; 69void start_thread(struct pt_regs *regs, unsigned long fdptr, unsigned long sp); 70void release_thread(struct task_struct *); 71 72/* Prepare to copy thread state - unlazy all lazy status */ 73extern void prepare_to_copy(struct task_struct *tsk); 74 75/* Create a new kernel thread. */ 76extern long kernel_thread(int (*fn)(void *), void *arg, unsigned long flags); 77 78/* Lazy FPU handling on uni-processor */ 79extern struct task_struct *last_task_used_math; 80extern struct task_struct *last_task_used_altivec; 81extern struct task_struct *last_task_used_spe; 82 83#ifdef CONFIG_PPC32 84#define TASK_SIZE (CONFIG_TASK_SIZE) 85 86/* This decides where the kernel will search for a free chunk of vm 87 * space during mmap's. 88 */ 89#define TASK_UNMAPPED_BASE (TASK_SIZE / 8 * 3) 90#endif 91 92#ifdef CONFIG_PPC64 93/* 64-bit user address space is 44-bits (16TB user VM) */ 94#define TASK_SIZE_USER64 (0x0000100000000000UL) 95 96/* 97 * 32-bit user address space is 4GB - 1 page 98 * (this 1 page is needed so referencing of 0xFFFFFFFF generates EFAULT 99 */ 100#define TASK_SIZE_USER32 (0x0000000100000000UL - (1*PAGE_SIZE)) 101 102#define TASK_SIZE (test_thread_flag(TIF_32BIT) ? \ 103 TASK_SIZE_USER32 : TASK_SIZE_USER64) 104 105/* This decides where the kernel will search for a free chunk of vm 106 * space during mmap's. 107 */ 108#define TASK_UNMAPPED_BASE_USER32 (PAGE_ALIGN(TASK_SIZE_USER32 / 4)) 109#define TASK_UNMAPPED_BASE_USER64 (PAGE_ALIGN(TASK_SIZE_USER64 / 4)) 110 111#define TASK_UNMAPPED_BASE ((test_thread_flag(TIF_32BIT)) ? \ 112 TASK_UNMAPPED_BASE_USER32 : TASK_UNMAPPED_BASE_USER64 ) 113#endif 114 115typedef struct { 116 unsigned long seg; 117} mm_segment_t; 118 119struct thread_struct { 120 unsigned long ksp; /* Kernel stack pointer */ 121#ifdef CONFIG_PPC64 122 unsigned long ksp_vsid; 123#endif 124 struct pt_regs *regs; /* Pointer to saved register state */ 125 mm_segment_t fs; /* for get_fs() validation */ 126#ifdef CONFIG_PPC32 127 void *pgdir; /* root of page-table tree */ 128#endif 129#if defined(CONFIG_4xx) || defined (CONFIG_BOOKE) 130 unsigned long dbcr0; /* debug control register values */ 131 unsigned long dbcr1; 132#endif 133 double fpr[32]; /* Complete floating point set */ 134 struct { /* fpr ... fpscr must be contiguous */ 135 136 unsigned int pad; 137 unsigned int val; /* Floating point status */ 138 } fpscr; 139 int fpexc_mode; /* floating-point exception mode */ 140 unsigned int align_ctl; /* alignment handling control */ 141#ifdef CONFIG_PPC64 142 unsigned long start_tb; /* Start purr when proc switched in */ 143 unsigned long accum_tb; /* Total accumilated purr for process */ 144#endif 145 unsigned long dabr; /* Data address breakpoint register */ 146#ifdef CONFIG_ALTIVEC 147 /* Complete AltiVec register set */ 148 vector128 vr[32] __attribute__((aligned(16))); 149 /* AltiVec status */ 150 vector128 vscr __attribute__((aligned(16))); 151 unsigned long vrsave; 152 int used_vr; /* set if process has used altivec */ 153#endif /* CONFIG_ALTIVEC */ 154#ifdef CONFIG_SPE 155 unsigned long evr[32]; /* upper 32-bits of SPE regs */ 156 u64 acc; /* Accumulator */ 157 unsigned long spefscr; /* SPE & eFP status */ 158 int used_spe; /* set if process has used spe */ 159#endif /* CONFIG_SPE */ 160}; 161 162#define ARCH_MIN_TASKALIGN 16 163 164#define INIT_SP (sizeof(init_stack) + (unsigned long) &init_stack) 165 166 167#ifdef CONFIG_PPC32 168#define INIT_THREAD { \ 169 .ksp = INIT_SP, \ 170 .fs = KERNEL_DS, \ 171 .pgdir = swapper_pg_dir, \ 172 .fpexc_mode = MSR_FE0 | MSR_FE1, \ 173} 174#else 175#define INIT_THREAD { \ 176 .ksp = INIT_SP, \ 177 .regs = (struct pt_regs *)INIT_SP - 1, /* XXX bogus, I think */ \ 178 .fs = KERNEL_DS, \ 179 .fpr = {0}, \ 180 .fpscr = { .val = 0, }, \ 181 .fpexc_mode = 0, \ 182} 183#endif 184 185/* 186 * Return saved PC of a blocked thread. For now, this is the "user" PC 187 */ 188#define thread_saved_pc(tsk) \ 189 ((tsk)->thread.regs? (tsk)->thread.regs->nip: 0) 190 191unsigned long get_wchan(struct task_struct *p); 192 193#define KSTK_EIP(tsk) ((tsk)->thread.regs? (tsk)->thread.regs->nip: 0) 194#define KSTK_ESP(tsk) ((tsk)->thread.regs? (tsk)->thread.regs->gpr[1]: 0) 195 196/* Get/set floating-point exception mode */ 197#define GET_FPEXC_CTL(tsk, adr) get_fpexc_mode((tsk), (adr)) 198#define SET_FPEXC_CTL(tsk, val) set_fpexc_mode((tsk), (val)) 199 200extern int get_fpexc_mode(struct task_struct *tsk, unsigned long adr); 201extern int set_fpexc_mode(struct task_struct *tsk, unsigned int val); 202 203#define GET_ENDIAN(tsk, adr) get_endian((tsk), (adr)) 204#define SET_ENDIAN(tsk, val) set_endian((tsk), (val)) 205 206extern int get_endian(struct task_struct *tsk, unsigned long adr); 207extern int set_endian(struct task_struct *tsk, unsigned int val); 208 209#define GET_UNALIGN_CTL(tsk, adr) get_unalign_ctl((tsk), (adr)) 210#define SET_UNALIGN_CTL(tsk, val) set_unalign_ctl((tsk), (val)) 211 212extern int get_unalign_ctl(struct task_struct *tsk, unsigned long adr); 213extern int set_unalign_ctl(struct task_struct *tsk, unsigned int val); 214 215static inline unsigned int __unpack_fe01(unsigned long msr_bits) 216{ 217 return ((msr_bits & MSR_FE0) >> 10) | ((msr_bits & MSR_FE1) >> 8); 218} 219 220static inline unsigned long __pack_fe01(unsigned int fpmode) 221{ 222 return ((fpmode << 10) & MSR_FE0) | ((fpmode << 8) & MSR_FE1); 223} 224 225#ifdef CONFIG_PPC64 226#define cpu_relax() do { HMT_low(); HMT_medium(); barrier(); } while (0) 227#else 228#define cpu_relax() barrier() 229#endif 230 231/* Check that a certain kernel stack pointer is valid in task_struct p */ 232int validate_sp(unsigned long sp, struct task_struct *p, 233 unsigned long nbytes); 234 235/* 236 * Prefetch macros. 237 */ 238#define ARCH_HAS_PREFETCH 239#define ARCH_HAS_PREFETCHW 240#define ARCH_HAS_SPINLOCK_PREFETCH 241 242static inline void prefetch(const void *x) 243{ 244 if (unlikely(!x)) 245 return; 246 247 __asm__ __volatile__ ("dcbt 0,%0" : : "r" (x)); 248} 249 250static inline void prefetchw(const void *x) 251{ 252 if (unlikely(!x)) 253 return; 254 255 __asm__ __volatile__ ("dcbtst 0,%0" : : "r" (x)); 256} 257 258#define spin_lock_prefetch(x) prefetchw(x) 259 260#ifdef CONFIG_PPC64 261#define HAVE_ARCH_PICK_MMAP_LAYOUT 262#endif 263 264#endif /* __KERNEL__ */ 265#endif /* __ASSEMBLY__ */ 266#endif /* _ASM_POWERPC_PROCESSOR_H */