at v2.6.24-rc2 697 lines 16 kB view raw
1/* 2 * uartlite.c: Serial driver for Xilinx uartlite serial controller 3 * 4 * Copyright (C) 2006 Peter Korsgaard <jacmet@sunsite.dk> 5 * Copyright (C) 2007 Secret Lab Technologies Ltd. 6 * 7 * This file is licensed under the terms of the GNU General Public License 8 * version 2. This program is licensed "as is" without any warranty of any 9 * kind, whether express or implied. 10 */ 11 12#include <linux/platform_device.h> 13#include <linux/module.h> 14#include <linux/console.h> 15#include <linux/serial.h> 16#include <linux/serial_core.h> 17#include <linux/tty.h> 18#include <linux/delay.h> 19#include <linux/interrupt.h> 20#include <asm/io.h> 21#if defined(CONFIG_OF) 22#include <linux/of_device.h> 23#include <linux/of_platform.h> 24#endif 25 26#define ULITE_NAME "ttyUL" 27#define ULITE_MAJOR 204 28#define ULITE_MINOR 187 29#define ULITE_NR_UARTS 4 30 31/* --------------------------------------------------------------------- 32 * Register definitions 33 * 34 * For register details see datasheet: 35 * http://www.xilinx.com/bvdocs/ipcenter/data_sheet/opb_uartlite.pdf 36 */ 37 38#define ULITE_RX 0x00 39#define ULITE_TX 0x04 40#define ULITE_STATUS 0x08 41#define ULITE_CONTROL 0x0c 42 43#define ULITE_REGION 16 44 45#define ULITE_STATUS_RXVALID 0x01 46#define ULITE_STATUS_RXFULL 0x02 47#define ULITE_STATUS_TXEMPTY 0x04 48#define ULITE_STATUS_TXFULL 0x08 49#define ULITE_STATUS_IE 0x10 50#define ULITE_STATUS_OVERRUN 0x20 51#define ULITE_STATUS_FRAME 0x40 52#define ULITE_STATUS_PARITY 0x80 53 54#define ULITE_CONTROL_RST_TX 0x01 55#define ULITE_CONTROL_RST_RX 0x02 56#define ULITE_CONTROL_IE 0x10 57 58 59static struct uart_port ulite_ports[ULITE_NR_UARTS]; 60 61/* --------------------------------------------------------------------- 62 * Core UART driver operations 63 */ 64 65static int ulite_receive(struct uart_port *port, int stat) 66{ 67 struct tty_struct *tty = port->info->tty; 68 unsigned char ch = 0; 69 char flag = TTY_NORMAL; 70 71 if ((stat & (ULITE_STATUS_RXVALID | ULITE_STATUS_OVERRUN 72 | ULITE_STATUS_FRAME)) == 0) 73 return 0; 74 75 /* stats */ 76 if (stat & ULITE_STATUS_RXVALID) { 77 port->icount.rx++; 78 ch = readb(port->membase + ULITE_RX); 79 80 if (stat & ULITE_STATUS_PARITY) 81 port->icount.parity++; 82 } 83 84 if (stat & ULITE_STATUS_OVERRUN) 85 port->icount.overrun++; 86 87 if (stat & ULITE_STATUS_FRAME) 88 port->icount.frame++; 89 90 91 /* drop byte with parity error if IGNPAR specificed */ 92 if (stat & port->ignore_status_mask & ULITE_STATUS_PARITY) 93 stat &= ~ULITE_STATUS_RXVALID; 94 95 stat &= port->read_status_mask; 96 97 if (stat & ULITE_STATUS_PARITY) 98 flag = TTY_PARITY; 99 100 101 stat &= ~port->ignore_status_mask; 102 103 if (stat & ULITE_STATUS_RXVALID) 104 tty_insert_flip_char(tty, ch, flag); 105 106 if (stat & ULITE_STATUS_FRAME) 107 tty_insert_flip_char(tty, 0, TTY_FRAME); 108 109 if (stat & ULITE_STATUS_OVERRUN) 110 tty_insert_flip_char(tty, 0, TTY_OVERRUN); 111 112 return 1; 113} 114 115static int ulite_transmit(struct uart_port *port, int stat) 116{ 117 struct circ_buf *xmit = &port->info->xmit; 118 119 if (stat & ULITE_STATUS_TXFULL) 120 return 0; 121 122 if (port->x_char) { 123 writeb(port->x_char, port->membase + ULITE_TX); 124 port->x_char = 0; 125 port->icount.tx++; 126 return 1; 127 } 128 129 if (uart_circ_empty(xmit) || uart_tx_stopped(port)) 130 return 0; 131 132 writeb(xmit->buf[xmit->tail], port->membase + ULITE_TX); 133 xmit->tail = (xmit->tail + 1) & (UART_XMIT_SIZE-1); 134 port->icount.tx++; 135 136 /* wake up */ 137 if (uart_circ_chars_pending(xmit) < WAKEUP_CHARS) 138 uart_write_wakeup(port); 139 140 return 1; 141} 142 143static irqreturn_t ulite_isr(int irq, void *dev_id) 144{ 145 struct uart_port *port = (struct uart_port *)dev_id; 146 int busy; 147 148 do { 149 int stat = readb(port->membase + ULITE_STATUS); 150 busy = ulite_receive(port, stat); 151 busy |= ulite_transmit(port, stat); 152 } while (busy); 153 154 tty_flip_buffer_push(port->info->tty); 155 156 return IRQ_HANDLED; 157} 158 159static unsigned int ulite_tx_empty(struct uart_port *port) 160{ 161 unsigned long flags; 162 unsigned int ret; 163 164 spin_lock_irqsave(&port->lock, flags); 165 ret = readb(port->membase + ULITE_STATUS); 166 spin_unlock_irqrestore(&port->lock, flags); 167 168 return ret & ULITE_STATUS_TXEMPTY ? TIOCSER_TEMT : 0; 169} 170 171static unsigned int ulite_get_mctrl(struct uart_port *port) 172{ 173 return TIOCM_CTS | TIOCM_DSR | TIOCM_CAR; 174} 175 176static void ulite_set_mctrl(struct uart_port *port, unsigned int mctrl) 177{ 178 /* N/A */ 179} 180 181static void ulite_stop_tx(struct uart_port *port) 182{ 183 /* N/A */ 184} 185 186static void ulite_start_tx(struct uart_port *port) 187{ 188 ulite_transmit(port, readb(port->membase + ULITE_STATUS)); 189} 190 191static void ulite_stop_rx(struct uart_port *port) 192{ 193 /* don't forward any more data (like !CREAD) */ 194 port->ignore_status_mask = ULITE_STATUS_RXVALID | ULITE_STATUS_PARITY 195 | ULITE_STATUS_FRAME | ULITE_STATUS_OVERRUN; 196} 197 198static void ulite_enable_ms(struct uart_port *port) 199{ 200 /* N/A */ 201} 202 203static void ulite_break_ctl(struct uart_port *port, int ctl) 204{ 205 /* N/A */ 206} 207 208static int ulite_startup(struct uart_port *port) 209{ 210 int ret; 211 212 ret = request_irq(port->irq, ulite_isr, 213 IRQF_DISABLED | IRQF_SAMPLE_RANDOM, "uartlite", port); 214 if (ret) 215 return ret; 216 217 writeb(ULITE_CONTROL_RST_RX | ULITE_CONTROL_RST_TX, 218 port->membase + ULITE_CONTROL); 219 writeb(ULITE_CONTROL_IE, port->membase + ULITE_CONTROL); 220 221 return 0; 222} 223 224static void ulite_shutdown(struct uart_port *port) 225{ 226 writeb(0, port->membase + ULITE_CONTROL); 227 readb(port->membase + ULITE_CONTROL); /* dummy */ 228 free_irq(port->irq, port); 229} 230 231static void ulite_set_termios(struct uart_port *port, struct ktermios *termios, 232 struct ktermios *old) 233{ 234 unsigned long flags; 235 unsigned int baud; 236 237 spin_lock_irqsave(&port->lock, flags); 238 239 port->read_status_mask = ULITE_STATUS_RXVALID | ULITE_STATUS_OVERRUN 240 | ULITE_STATUS_TXFULL; 241 242 if (termios->c_iflag & INPCK) 243 port->read_status_mask |= 244 ULITE_STATUS_PARITY | ULITE_STATUS_FRAME; 245 246 port->ignore_status_mask = 0; 247 if (termios->c_iflag & IGNPAR) 248 port->ignore_status_mask |= ULITE_STATUS_PARITY 249 | ULITE_STATUS_FRAME | ULITE_STATUS_OVERRUN; 250 251 /* ignore all characters if CREAD is not set */ 252 if ((termios->c_cflag & CREAD) == 0) 253 port->ignore_status_mask |= 254 ULITE_STATUS_RXVALID | ULITE_STATUS_PARITY 255 | ULITE_STATUS_FRAME | ULITE_STATUS_OVERRUN; 256 257 /* update timeout */ 258 baud = uart_get_baud_rate(port, termios, old, 0, 460800); 259 uart_update_timeout(port, termios->c_cflag, baud); 260 261 spin_unlock_irqrestore(&port->lock, flags); 262} 263 264static const char *ulite_type(struct uart_port *port) 265{ 266 return port->type == PORT_UARTLITE ? "uartlite" : NULL; 267} 268 269static void ulite_release_port(struct uart_port *port) 270{ 271 release_mem_region(port->mapbase, ULITE_REGION); 272 iounmap(port->membase); 273 port->membase = NULL; 274} 275 276static int ulite_request_port(struct uart_port *port) 277{ 278 if (!request_mem_region(port->mapbase, ULITE_REGION, "uartlite")) { 279 dev_err(port->dev, "Memory region busy\n"); 280 return -EBUSY; 281 } 282 283 port->membase = ioremap(port->mapbase, ULITE_REGION); 284 if (!port->membase) { 285 dev_err(port->dev, "Unable to map registers\n"); 286 release_mem_region(port->mapbase, ULITE_REGION); 287 return -EBUSY; 288 } 289 290 return 0; 291} 292 293static void ulite_config_port(struct uart_port *port, int flags) 294{ 295 if (!ulite_request_port(port)) 296 port->type = PORT_UARTLITE; 297} 298 299static int ulite_verify_port(struct uart_port *port, struct serial_struct *ser) 300{ 301 /* we don't want the core code to modify any port params */ 302 return -EINVAL; 303} 304 305static struct uart_ops ulite_ops = { 306 .tx_empty = ulite_tx_empty, 307 .set_mctrl = ulite_set_mctrl, 308 .get_mctrl = ulite_get_mctrl, 309 .stop_tx = ulite_stop_tx, 310 .start_tx = ulite_start_tx, 311 .stop_rx = ulite_stop_rx, 312 .enable_ms = ulite_enable_ms, 313 .break_ctl = ulite_break_ctl, 314 .startup = ulite_startup, 315 .shutdown = ulite_shutdown, 316 .set_termios = ulite_set_termios, 317 .type = ulite_type, 318 .release_port = ulite_release_port, 319 .request_port = ulite_request_port, 320 .config_port = ulite_config_port, 321 .verify_port = ulite_verify_port 322}; 323 324/* --------------------------------------------------------------------- 325 * Console driver operations 326 */ 327 328#ifdef CONFIG_SERIAL_UARTLITE_CONSOLE 329static void ulite_console_wait_tx(struct uart_port *port) 330{ 331 int i; 332 333 /* wait up to 10ms for the character(s) to be sent */ 334 for (i = 0; i < 10000; i++) { 335 if (readb(port->membase + ULITE_STATUS) & ULITE_STATUS_TXEMPTY) 336 break; 337 udelay(1); 338 } 339} 340 341static void ulite_console_putchar(struct uart_port *port, int ch) 342{ 343 ulite_console_wait_tx(port); 344 writeb(ch, port->membase + ULITE_TX); 345} 346 347static void ulite_console_write(struct console *co, const char *s, 348 unsigned int count) 349{ 350 struct uart_port *port = &ulite_ports[co->index]; 351 unsigned long flags; 352 unsigned int ier; 353 int locked = 1; 354 355 if (oops_in_progress) { 356 locked = spin_trylock_irqsave(&port->lock, flags); 357 } else 358 spin_lock_irqsave(&port->lock, flags); 359 360 /* save and disable interrupt */ 361 ier = readb(port->membase + ULITE_STATUS) & ULITE_STATUS_IE; 362 writeb(0, port->membase + ULITE_CONTROL); 363 364 uart_console_write(port, s, count, ulite_console_putchar); 365 366 ulite_console_wait_tx(port); 367 368 /* restore interrupt state */ 369 if (ier) 370 writeb(ULITE_CONTROL_IE, port->membase + ULITE_CONTROL); 371 372 if (locked) 373 spin_unlock_irqrestore(&port->lock, flags); 374} 375 376#if defined(CONFIG_OF) 377static inline void __init ulite_console_of_find_device(int id) 378{ 379 struct device_node *np; 380 struct resource res; 381 const unsigned int *of_id; 382 int rc; 383 384 for_each_compatible_node(np, NULL, "xilinx,uartlite") { 385 of_id = of_get_property(np, "port-number", NULL); 386 if ((!of_id) || (*of_id != id)) 387 continue; 388 389 rc = of_address_to_resource(np, 0, &res); 390 if (rc) 391 continue; 392 393 ulite_ports[id].mapbase = res.start; 394 return; 395 } 396} 397#else /* CONFIG_OF */ 398static inline void __init ulite_console_of_find_device(int id) { /* do nothing */ } 399#endif /* CONFIG_OF */ 400 401static int __init ulite_console_setup(struct console *co, char *options) 402{ 403 struct uart_port *port; 404 int baud = 9600; 405 int bits = 8; 406 int parity = 'n'; 407 int flow = 'n'; 408 409 if (co->index < 0 || co->index >= ULITE_NR_UARTS) 410 return -EINVAL; 411 412 port = &ulite_ports[co->index]; 413 414 /* Check if it is an OF device */ 415 if (!port->mapbase) 416 ulite_console_of_find_device(co->index); 417 418 /* Do we have a device now? */ 419 if (!port->mapbase) { 420 pr_debug("console on ttyUL%i not present\n", co->index); 421 return -ENODEV; 422 } 423 424 /* not initialized yet? */ 425 if (!port->membase) { 426 if (ulite_request_port(port)) 427 return -ENODEV; 428 } 429 430 if (options) 431 uart_parse_options(options, &baud, &parity, &bits, &flow); 432 433 return uart_set_options(port, co, baud, parity, bits, flow); 434} 435 436static struct uart_driver ulite_uart_driver; 437 438static struct console ulite_console = { 439 .name = ULITE_NAME, 440 .write = ulite_console_write, 441 .device = uart_console_device, 442 .setup = ulite_console_setup, 443 .flags = CON_PRINTBUFFER, 444 .index = -1, /* Specified on the cmdline (e.g. console=ttyUL0 ) */ 445 .data = &ulite_uart_driver, 446}; 447 448static int __init ulite_console_init(void) 449{ 450 register_console(&ulite_console); 451 return 0; 452} 453 454console_initcall(ulite_console_init); 455 456#endif /* CONFIG_SERIAL_UARTLITE_CONSOLE */ 457 458static struct uart_driver ulite_uart_driver = { 459 .owner = THIS_MODULE, 460 .driver_name = "uartlite", 461 .dev_name = ULITE_NAME, 462 .major = ULITE_MAJOR, 463 .minor = ULITE_MINOR, 464 .nr = ULITE_NR_UARTS, 465#ifdef CONFIG_SERIAL_UARTLITE_CONSOLE 466 .cons = &ulite_console, 467#endif 468}; 469 470/* --------------------------------------------------------------------- 471 * Port assignment functions (mapping devices to uart_port structures) 472 */ 473 474/** ulite_assign: register a uartlite device with the driver 475 * 476 * @dev: pointer to device structure 477 * @id: requested id number. Pass -1 for automatic port assignment 478 * @base: base address of uartlite registers 479 * @irq: irq number for uartlite 480 * 481 * Returns: 0 on success, <0 otherwise 482 */ 483static int __devinit ulite_assign(struct device *dev, int id, u32 base, int irq) 484{ 485 struct uart_port *port; 486 int rc; 487 488 /* if id = -1; then scan for a free id and use that */ 489 if (id < 0) { 490 for (id = 0; id < ULITE_NR_UARTS; id++) 491 if (ulite_ports[id].mapbase == 0) 492 break; 493 } 494 if (id < 0 || id >= ULITE_NR_UARTS) { 495 dev_err(dev, "%s%i too large\n", ULITE_NAME, id); 496 return -EINVAL; 497 } 498 499 if ((ulite_ports[id].mapbase) && (ulite_ports[id].mapbase != base)) { 500 dev_err(dev, "cannot assign to %s%i; it is already in use\n", 501 ULITE_NAME, id); 502 return -EBUSY; 503 } 504 505 port = &ulite_ports[id]; 506 507 spin_lock_init(&port->lock); 508 port->fifosize = 16; 509 port->regshift = 2; 510 port->iotype = UPIO_MEM; 511 port->iobase = 1; /* mark port in use */ 512 port->mapbase = base; 513 port->membase = NULL; 514 port->ops = &ulite_ops; 515 port->irq = irq; 516 port->flags = UPF_BOOT_AUTOCONF; 517 port->dev = dev; 518 port->type = PORT_UNKNOWN; 519 port->line = id; 520 521 dev_set_drvdata(dev, port); 522 523 /* Register the port */ 524 rc = uart_add_one_port(&ulite_uart_driver, port); 525 if (rc) { 526 dev_err(dev, "uart_add_one_port() failed; err=%i\n", rc); 527 port->mapbase = 0; 528 dev_set_drvdata(dev, NULL); 529 return rc; 530 } 531 532 return 0; 533} 534 535/** ulite_release: register a uartlite device with the driver 536 * 537 * @dev: pointer to device structure 538 */ 539static int __devinit ulite_release(struct device *dev) 540{ 541 struct uart_port *port = dev_get_drvdata(dev); 542 int rc = 0; 543 544 if (port) { 545 rc = uart_remove_one_port(&ulite_uart_driver, port); 546 dev_set_drvdata(dev, NULL); 547 port->mapbase = 0; 548 } 549 550 return rc; 551} 552 553/* --------------------------------------------------------------------- 554 * Platform bus binding 555 */ 556 557static int __devinit ulite_probe(struct platform_device *pdev) 558{ 559 struct resource *res, *res2; 560 561 res = platform_get_resource(pdev, IORESOURCE_MEM, 0); 562 if (!res) 563 return -ENODEV; 564 565 res2 = platform_get_resource(pdev, IORESOURCE_IRQ, 0); 566 if (!res2) 567 return -ENODEV; 568 569 return ulite_assign(&pdev->dev, pdev->id, res->start, res2->start); 570} 571 572static int ulite_remove(struct platform_device *pdev) 573{ 574 return ulite_release(&pdev->dev); 575} 576 577static struct platform_driver ulite_platform_driver = { 578 .probe = ulite_probe, 579 .remove = ulite_remove, 580 .driver = { 581 .owner = THIS_MODULE, 582 .name = "uartlite", 583 }, 584}; 585 586/* --------------------------------------------------------------------- 587 * OF bus bindings 588 */ 589#if defined(CONFIG_OF) 590static int __devinit 591ulite_of_probe(struct of_device *op, const struct of_device_id *match) 592{ 593 struct resource res; 594 const unsigned int *id; 595 int irq, rc; 596 597 dev_dbg(&op->dev, "%s(%p, %p)\n", __FUNCTION__, op, match); 598 599 rc = of_address_to_resource(op->node, 0, &res); 600 if (rc) { 601 dev_err(&op->dev, "invalid address\n"); 602 return rc; 603 } 604 605 irq = irq_of_parse_and_map(op->node, 0); 606 607 id = of_get_property(op->node, "port-number", NULL); 608 609 return ulite_assign(&op->dev, id ? *id : -1, res.start+3, irq); 610} 611 612static int __devexit ulite_of_remove(struct of_device *op) 613{ 614 return ulite_release(&op->dev); 615} 616 617/* Match table for of_platform binding */ 618static struct of_device_id __devinit ulite_of_match[] = { 619 { .type = "serial", .compatible = "xilinx,uartlite", }, 620 {}, 621}; 622MODULE_DEVICE_TABLE(of, ulite_of_match); 623 624static struct of_platform_driver ulite_of_driver = { 625 .owner = THIS_MODULE, 626 .name = "uartlite", 627 .match_table = ulite_of_match, 628 .probe = ulite_of_probe, 629 .remove = __devexit_p(ulite_of_remove), 630 .driver = { 631 .name = "uartlite", 632 }, 633}; 634 635/* Registration helpers to keep the number of #ifdefs to a minimum */ 636static inline int __init ulite_of_register(void) 637{ 638 pr_debug("uartlite: calling of_register_platform_driver()\n"); 639 return of_register_platform_driver(&ulite_of_driver); 640} 641 642static inline void __exit ulite_of_unregister(void) 643{ 644 of_unregister_platform_driver(&ulite_of_driver); 645} 646#else /* CONFIG_OF */ 647/* CONFIG_OF not enabled; do nothing helpers */ 648static inline int __init ulite_of_register(void) { return 0; } 649static inline void __exit ulite_of_unregister(void) { } 650#endif /* CONFIG_OF */ 651 652/* --------------------------------------------------------------------- 653 * Module setup/teardown 654 */ 655 656int __init ulite_init(void) 657{ 658 int ret; 659 660 pr_debug("uartlite: calling uart_register_driver()\n"); 661 ret = uart_register_driver(&ulite_uart_driver); 662 if (ret) 663 goto err_uart; 664 665 ret = ulite_of_register(); 666 if (ret) 667 goto err_of; 668 669 pr_debug("uartlite: calling platform_driver_register()\n"); 670 ret = platform_driver_register(&ulite_platform_driver); 671 if (ret) 672 goto err_plat; 673 674 return 0; 675 676err_plat: 677 ulite_of_unregister(); 678err_of: 679 uart_unregister_driver(&ulite_uart_driver); 680err_uart: 681 printk(KERN_ERR "registering uartlite driver failed: err=%i", ret); 682 return ret; 683} 684 685void __exit ulite_exit(void) 686{ 687 platform_driver_unregister(&ulite_platform_driver); 688 ulite_of_unregister(); 689 uart_unregister_driver(&ulite_uart_driver); 690} 691 692module_init(ulite_init); 693module_exit(ulite_exit); 694 695MODULE_AUTHOR("Peter Korsgaard <jacmet@sunsite.dk>"); 696MODULE_DESCRIPTION("Xilinx uartlite serial driver"); 697MODULE_LICENSE("GPL");