Linux kernel mirror (for testing) git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
kernel os linux
1
fork

Configure Feed

Select the types of activity you want to include in your feed.

at v2.6.24-rc2 501 lines 13 kB view raw
1/* 2 * linux/drivers/ide/legacy/qd65xx.c Version 0.07 Sep 30, 2001 3 * 4 * Copyright (C) 1996-2001 Linus Torvalds & author (see below) 5 */ 6 7/* 8 * Version 0.03 Cleaned auto-tune, added probe 9 * Version 0.04 Added second channel tuning 10 * Version 0.05 Enhanced tuning ; added qd6500 support 11 * Version 0.06 Added dos driver's list 12 * Version 0.07 Second channel bug fix 13 * 14 * QDI QD6500/QD6580 EIDE controller fast support 15 * 16 * Please set local bus speed using kernel parameter idebus 17 * for example, "idebus=33" stands for 33Mhz VLbus 18 * To activate controller support, use "ide0=qd65xx" 19 * To enable tuning, use "hda=autotune hdb=autotune" 20 * To enable 2nd channel tuning (qd6580 only), use "hdc=autotune hdd=autotune" 21 */ 22 23/* 24 * Rewritten from the work of Colten Edwards <pje120@cs.usask.ca> by 25 * Samuel Thibault <samuel.thibault@fnac.net> 26 */ 27 28#include <linux/module.h> 29#include <linux/types.h> 30#include <linux/kernel.h> 31#include <linux/delay.h> 32#include <linux/timer.h> 33#include <linux/mm.h> 34#include <linux/ioport.h> 35#include <linux/blkdev.h> 36#include <linux/hdreg.h> 37#include <linux/ide.h> 38#include <linux/init.h> 39#include <asm/system.h> 40#include <asm/io.h> 41 42#include "qd65xx.h" 43 44/* 45 * I/O ports are 0x30-0x31 (and 0x32-0x33 for qd6580) 46 * or 0xb0-0xb1 (and 0xb2-0xb3 for qd6580) 47 * -- qd6500 is a single IDE interface 48 * -- qd6580 is a dual IDE interface 49 * 50 * More research on qd6580 being done by willmore@cig.mot.com (David) 51 * More Information given by Petr Soucek (petr@ryston.cz) 52 * http://www.ryston.cz/petr/vlb 53 */ 54 55/* 56 * base: Timer1 57 * 58 * 59 * base+0x01: Config (R/O) 60 * 61 * bit 0: ide baseport: 1 = 0x1f0 ; 0 = 0x170 (only useful for qd6500) 62 * bit 1: qd65xx baseport: 1 = 0xb0 ; 0 = 0x30 63 * bit 2: ID3: bus speed: 1 = <=33MHz ; 0 = >33MHz 64 * bit 3: qd6500: 1 = disabled, 0 = enabled 65 * qd6580: 1 66 * upper nibble: 67 * qd6500: 1100 68 * qd6580: either 1010 or 0101 69 * 70 * 71 * base+0x02: Timer2 (qd6580 only) 72 * 73 * 74 * base+0x03: Control (qd6580 only) 75 * 76 * bits 0-3 must always be set 1 77 * bit 4 must be set 1, but is set 0 by dos driver while measuring vlb clock 78 * bit 0 : 1 = Only primary port enabled : channel 0 for hda, channel 1 for hdb 79 * 0 = Primary and Secondary ports enabled : channel 0 for hda & hdb 80 * channel 1 for hdc & hdd 81 * bit 1 : 1 = only disks on primary port 82 * 0 = disks & ATAPI devices on primary port 83 * bit 2-4 : always 0 84 * bit 5 : status, but of what ? 85 * bit 6 : always set 1 by dos driver 86 * bit 7 : set 1 for non-ATAPI devices on primary port 87 * (maybe read-ahead and post-write buffer ?) 88 */ 89 90static int timings[4]={-1,-1,-1,-1}; /* stores current timing for each timer */ 91 92/* 93 * qd_select: 94 * 95 * This routine is invoked from ide.c to prepare for access to a given drive. 96 */ 97 98static void qd_select (ide_drive_t *drive) 99{ 100 u8 index = (( (QD_TIMREG(drive)) & 0x80 ) >> 7) | 101 (QD_TIMREG(drive) & 0x02); 102 103 if (timings[index] != QD_TIMING(drive)) 104 outb(timings[index] = QD_TIMING(drive), QD_TIMREG(drive)); 105} 106 107/* 108 * qd6500_compute_timing 109 * 110 * computes the timing value where 111 * lower nibble represents active time, in count of VLB clocks 112 * upper nibble represents recovery time, in count of VLB clocks 113 */ 114 115static u8 qd6500_compute_timing (ide_hwif_t *hwif, int active_time, int recovery_time) 116{ 117 u8 active_cycle,recovery_cycle; 118 119 if (system_bus_clock()<=33) { 120 active_cycle = 9 - IDE_IN(active_time * system_bus_clock() / 1000 + 1, 2, 9); 121 recovery_cycle = 15 - IDE_IN(recovery_time * system_bus_clock() / 1000 + 1, 0, 15); 122 } else { 123 active_cycle = 8 - IDE_IN(active_time * system_bus_clock() / 1000 + 1, 1, 8); 124 recovery_cycle = 18 - IDE_IN(recovery_time * system_bus_clock() / 1000 + 1, 3, 18); 125 } 126 127 return((recovery_cycle<<4) | 0x08 | active_cycle); 128} 129 130/* 131 * qd6580_compute_timing 132 * 133 * idem for qd6580 134 */ 135 136static u8 qd6580_compute_timing (int active_time, int recovery_time) 137{ 138 u8 active_cycle = 17 - IDE_IN(active_time * system_bus_clock() / 1000 + 1, 2, 17); 139 u8 recovery_cycle = 15 - IDE_IN(recovery_time * system_bus_clock() / 1000 + 1, 2, 15); 140 141 return((recovery_cycle<<4) | active_cycle); 142} 143 144/* 145 * qd_find_disk_type 146 * 147 * tries to find timing from dos driver's table 148 */ 149 150static int qd_find_disk_type (ide_drive_t *drive, 151 int *active_time, int *recovery_time) 152{ 153 struct qd65xx_timing_s *p; 154 char model[40]; 155 156 if (!*drive->id->model) return 0; 157 158 strncpy(model,drive->id->model,40); 159 ide_fixstring(model,40,1); /* byte-swap */ 160 161 for (p = qd65xx_timing ; p->offset != -1 ; p++) { 162 if (!strncmp(p->model, model+p->offset, 4)) { 163 printk(KERN_DEBUG "%s: listed !\n", drive->name); 164 *active_time = p->active; 165 *recovery_time = p->recovery; 166 return 1; 167 } 168 } 169 return 0; 170} 171 172/* 173 * qd_timing_ok: 174 * 175 * check whether timings don't conflict 176 */ 177 178static int qd_timing_ok (ide_drive_t drives[]) 179{ 180 return (IDE_IMPLY(drives[0].present && drives[1].present, 181 IDE_IMPLY(QD_TIMREG(drives) == QD_TIMREG(drives+1), 182 QD_TIMING(drives) == QD_TIMING(drives+1)))); 183 /* if same timing register, must be same timing */ 184} 185 186/* 187 * qd_set_timing: 188 * 189 * records the timing, and enables selectproc as needed 190 */ 191 192static void qd_set_timing (ide_drive_t *drive, u8 timing) 193{ 194 ide_hwif_t *hwif = HWIF(drive); 195 196 drive->drive_data &= 0xff00; 197 drive->drive_data |= timing; 198 if (qd_timing_ok(hwif->drives)) { 199 qd_select(drive); /* selects once */ 200 hwif->selectproc = NULL; 201 } else 202 hwif->selectproc = &qd_select; 203 204 printk(KERN_DEBUG "%s: %#x\n", drive->name, timing); 205} 206 207static void qd6500_set_pio_mode(ide_drive_t *drive, const u8 pio) 208{ 209 int active_time = 175; 210 int recovery_time = 415; /* worst case values from the dos driver */ 211 212 /* 213 * FIXME: use "pio" value 214 */ 215 if (drive->id && !qd_find_disk_type(drive, &active_time, &recovery_time) 216 && drive->id->tPIO && (drive->id->field_valid & 0x02) 217 && drive->id->eide_pio >= 240) { 218 219 printk(KERN_INFO "%s: PIO mode%d\n", drive->name, 220 drive->id->tPIO); 221 active_time = 110; 222 recovery_time = drive->id->eide_pio - 120; 223 } 224 225 qd_set_timing(drive, qd6500_compute_timing(HWIF(drive), active_time, recovery_time)); 226} 227 228static void qd6580_set_pio_mode(ide_drive_t *drive, const u8 pio) 229{ 230 int base = HWIF(drive)->select_data; 231 unsigned int cycle_time; 232 int active_time = 175; 233 int recovery_time = 415; /* worst case values from the dos driver */ 234 235 if (drive->id && !qd_find_disk_type(drive, &active_time, &recovery_time)) { 236 cycle_time = ide_pio_cycle_time(drive, pio); 237 238 switch (pio) { 239 case 0: break; 240 case 3: 241 if (cycle_time >= 110) { 242 active_time = 86; 243 recovery_time = cycle_time - 102; 244 } else 245 printk(KERN_WARNING "%s: Strange recovery time !\n",drive->name); 246 break; 247 case 4: 248 if (cycle_time >= 69) { 249 active_time = 70; 250 recovery_time = cycle_time - 61; 251 } else 252 printk(KERN_WARNING "%s: Strange recovery time !\n",drive->name); 253 break; 254 default: 255 if (cycle_time >= 180) { 256 active_time = 110; 257 recovery_time = cycle_time - 120; 258 } else { 259 active_time = ide_pio_timings[pio].active_time; 260 recovery_time = cycle_time - active_time; 261 } 262 } 263 printk(KERN_INFO "%s: PIO mode%d\n", drive->name,pio); 264 } 265 266 if (!HWIF(drive)->channel && drive->media != ide_disk) { 267 outb(0x5f, QD_CONTROL_PORT); 268 printk(KERN_WARNING "%s: ATAPI: disabled read-ahead FIFO " 269 "and post-write buffer on %s.\n", 270 drive->name, HWIF(drive)->name); 271 } 272 273 qd_set_timing(drive, qd6580_compute_timing(active_time, recovery_time)); 274} 275 276/* 277 * qd_testreg 278 * 279 * tests if the given port is a register 280 */ 281 282static int __init qd_testreg(int port) 283{ 284 unsigned long flags; 285 u8 savereg, readreg; 286 287 local_irq_save(flags); 288 savereg = inb_p(port); 289 outb_p(QD_TESTVAL, port); /* safe value */ 290 readreg = inb_p(port); 291 outb(savereg, port); 292 local_irq_restore(flags); 293 294 if (savereg == QD_TESTVAL) { 295 printk(KERN_ERR "Outch ! the probe for qd65xx isn't reliable !\n"); 296 printk(KERN_ERR "Please contact maintainers to tell about your hardware\n"); 297 printk(KERN_ERR "Assuming qd65xx is not present.\n"); 298 return 1; 299 } 300 301 return (readreg != QD_TESTVAL); 302} 303 304/* 305 * qd_setup: 306 * 307 * called to setup an ata channel : adjusts attributes & links for tuning 308 */ 309 310static void __init qd_setup(ide_hwif_t *hwif, int base, int config, 311 unsigned int data0, unsigned int data1) 312{ 313 hwif->chipset = ide_qd65xx; 314 hwif->channel = hwif->index; 315 hwif->select_data = base; 316 hwif->config_data = config; 317 hwif->drives[0].drive_data = data0; 318 hwif->drives[1].drive_data = data1; 319 hwif->drives[0].io_32bit = 320 hwif->drives[1].io_32bit = 1; 321 hwif->pio_mask = ATA_PIO4; 322} 323 324/* 325 * qd_unsetup: 326 * 327 * called to unsetup an ata channel : back to default values, unlinks tuning 328 */ 329/* 330static void __exit qd_unsetup(ide_hwif_t *hwif) 331{ 332 u8 config = hwif->config_data; 333 int base = hwif->select_data; 334 void *set_pio_mode = (void *)hwif->set_pio_mode; 335 336 if (hwif->chipset != ide_qd65xx) 337 return; 338 339 printk(KERN_NOTICE "%s: back to defaults\n", hwif->name); 340 341 hwif->selectproc = NULL; 342 hwif->set_pio_mode = NULL; 343 344 if (set_pio_mode == (void *)qd6500_set_pio_mode) { 345 // will do it for both 346 outb(QD6500_DEF_DATA, QD_TIMREG(&hwif->drives[0])); 347 } else if (set_pio_mode == (void *)qd6580_set_pio_mode) { 348 if (QD_CONTROL(hwif) & QD_CONTR_SEC_DISABLED) { 349 outb(QD6580_DEF_DATA, QD_TIMREG(&hwif->drives[0])); 350 outb(QD6580_DEF_DATA2, QD_TIMREG(&hwif->drives[1])); 351 } else { 352 outb(hwif->channel ? QD6580_DEF_DATA2 : QD6580_DEF_DATA, QD_TIMREG(&hwif->drives[0])); 353 } 354 } else { 355 printk(KERN_WARNING "Unknown qd65xx tuning fonction !\n"); 356 printk(KERN_WARNING "keeping settings !\n"); 357 } 358} 359*/ 360 361/* 362 * qd_probe: 363 * 364 * looks at the specified baseport, and if qd found, registers & initialises it 365 * return 1 if another qd may be probed 366 */ 367 368static int __init qd_probe(int base) 369{ 370 ide_hwif_t *hwif; 371 u8 idx[4] = { 0xff, 0xff, 0xff, 0xff }; 372 u8 config; 373 u8 unit; 374 375 config = inb(QD_CONFIG_PORT); 376 377 if (! ((config & QD_CONFIG_BASEPORT) >> 1 == (base == 0xb0)) ) 378 return 1; 379 380 unit = ! (config & QD_CONFIG_IDE_BASEPORT); 381 382 if ((config & 0xf0) == QD_CONFIG_QD6500) { 383 384 if (qd_testreg(base)) return 1; /* bad register */ 385 386 /* qd6500 found */ 387 388 hwif = &ide_hwifs[unit]; 389 printk(KERN_NOTICE "%s: qd6500 at %#x\n", hwif->name, base); 390 printk(KERN_DEBUG "qd6500: config=%#x, ID3=%u\n", 391 config, QD_ID3); 392 393 if (config & QD_CONFIG_DISABLED) { 394 printk(KERN_WARNING "qd6500 is disabled !\n"); 395 return 1; 396 } 397 398 qd_setup(hwif, base, config, QD6500_DEF_DATA, QD6500_DEF_DATA); 399 400 hwif->set_pio_mode = &qd6500_set_pio_mode; 401 402 idx[0] = unit; 403 404 ide_device_add(idx); 405 406 return 1; 407 } 408 409 if (((config & 0xf0) == QD_CONFIG_QD6580_A) || 410 ((config & 0xf0) == QD_CONFIG_QD6580_B)) { 411 412 u8 control; 413 414 if (qd_testreg(base) || qd_testreg(base+0x02)) return 1; 415 /* bad registers */ 416 417 /* qd6580 found */ 418 419 control = inb(QD_CONTROL_PORT); 420 421 printk(KERN_NOTICE "qd6580 at %#x\n", base); 422 printk(KERN_DEBUG "qd6580: config=%#x, control=%#x, ID3=%u\n", 423 config, control, QD_ID3); 424 425 if (control & QD_CONTR_SEC_DISABLED) { 426 /* secondary disabled */ 427 428 hwif = &ide_hwifs[unit]; 429 printk(KERN_INFO "%s: qd6580: single IDE board\n", 430 hwif->name); 431 qd_setup(hwif, base, config | (control << 8), 432 QD6580_DEF_DATA, QD6580_DEF_DATA2); 433 434 hwif->set_pio_mode = &qd6580_set_pio_mode; 435 436 idx[0] = unit; 437 438 ide_device_add(idx); 439 440 outb(QD_DEF_CONTR, QD_CONTROL_PORT); 441 442 return 1; 443 } else { 444 ide_hwif_t *mate; 445 446 hwif = &ide_hwifs[0]; 447 mate = &ide_hwifs[1]; 448 /* secondary enabled */ 449 printk(KERN_INFO "%s&%s: qd6580: dual IDE board\n", 450 hwif->name, mate->name); 451 452 qd_setup(hwif, base, config | (control << 8), 453 QD6580_DEF_DATA, QD6580_DEF_DATA); 454 455 hwif->set_pio_mode = &qd6580_set_pio_mode; 456 457 qd_setup(mate, base, config | (control << 8), 458 QD6580_DEF_DATA2, QD6580_DEF_DATA2); 459 460 mate->set_pio_mode = &qd6580_set_pio_mode; 461 462 idx[0] = 0; 463 idx[1] = 1; 464 465 ide_device_add(idx); 466 467 outb(QD_DEF_CONTR, QD_CONTROL_PORT); 468 469 return 0; /* no other qd65xx possible */ 470 } 471 } 472 /* no qd65xx found */ 473 return 1; 474} 475 476int probe_qd65xx = 0; 477 478module_param_named(probe, probe_qd65xx, bool, 0); 479MODULE_PARM_DESC(probe, "probe for QD65xx chipsets"); 480 481/* Can be called directly from ide.c. */ 482int __init qd65xx_init(void) 483{ 484 if (probe_qd65xx == 0) 485 return -ENODEV; 486 487 if (qd_probe(0x30)) 488 qd_probe(0xb0); 489 if (ide_hwifs[0].chipset != ide_qd65xx && 490 ide_hwifs[1].chipset != ide_qd65xx) 491 return -ENODEV; 492 return 0; 493} 494 495#ifdef MODULE 496module_init(qd65xx_init); 497#endif 498 499MODULE_AUTHOR("Samuel Thibault"); 500MODULE_DESCRIPTION("support of qd65xx vlb ide chipset"); 501MODULE_LICENSE("GPL");