at v2.6.17 10 lines 195 B view raw
1#ifndef _ASM_M32R_CACHE_H 2#define _ASM_M32R_CACHE_H 3 4/* $Id$ */ 5 6/* L1 cache line size */ 7#define L1_CACHE_SHIFT 4 8#define L1_CACHE_BYTES (1 << L1_CACHE_SHIFT) 9 10#endif /* _ASM_M32R_CACHE_H */