at v2.6.17-rc4 375 lines 11 kB view raw
1/* 2 * This file is subject to the terms and conditions of the GNU General Public 3 * License. See the file "COPYING" in the main directory of this archive 4 * for more details. 5 * 6 * Much of this is taken from binutils and GNU libc ... 7 */ 8#ifndef _ASM_ELF_H 9#define _ASM_ELF_H 10 11#include <linux/config.h> 12 13/* ELF header e_flags defines. */ 14/* MIPS architecture level. */ 15#define EF_MIPS_ARCH_1 0x00000000 /* -mips1 code. */ 16#define EF_MIPS_ARCH_2 0x10000000 /* -mips2 code. */ 17#define EF_MIPS_ARCH_3 0x20000000 /* -mips3 code. */ 18#define EF_MIPS_ARCH_4 0x30000000 /* -mips4 code. */ 19#define EF_MIPS_ARCH_5 0x40000000 /* -mips5 code. */ 20#define EF_MIPS_ARCH_32 0x50000000 /* MIPS32 code. */ 21#define EF_MIPS_ARCH_64 0x60000000 /* MIPS64 code. */ 22#define EF_MIPS_ARCH_32R2 0x70000000 /* MIPS32 R2 code. */ 23#define EF_MIPS_ARCH_64R2 0x80000000 /* MIPS64 R2 code. */ 24 25/* The ABI of a file. */ 26#define EF_MIPS_ABI_O32 0x00001000 /* O32 ABI. */ 27#define EF_MIPS_ABI_O64 0x00002000 /* O32 extended for 64 bit. */ 28 29#define PT_MIPS_REGINFO 0x70000000 30#define PT_MIPS_RTPROC 0x70000001 31#define PT_MIPS_OPTIONS 0x70000002 32 33/* Flags in the e_flags field of the header */ 34#define EF_MIPS_NOREORDER 0x00000001 35#define EF_MIPS_PIC 0x00000002 36#define EF_MIPS_CPIC 0x00000004 37#define EF_MIPS_ABI2 0x00000020 38#define EF_MIPS_OPTIONS_FIRST 0x00000080 39#define EF_MIPS_32BITMODE 0x00000100 40#define EF_MIPS_ABI 0x0000f000 41#define EF_MIPS_ARCH 0xf0000000 42 43#define DT_MIPS_RLD_VERSION 0x70000001 44#define DT_MIPS_TIME_STAMP 0x70000002 45#define DT_MIPS_ICHECKSUM 0x70000003 46#define DT_MIPS_IVERSION 0x70000004 47#define DT_MIPS_FLAGS 0x70000005 48 #define RHF_NONE 0x00000000 49 #define RHF_HARDWAY 0x00000001 50 #define RHF_NOTPOT 0x00000002 51 #define RHF_SGI_ONLY 0x00000010 52#define DT_MIPS_BASE_ADDRESS 0x70000006 53#define DT_MIPS_CONFLICT 0x70000008 54#define DT_MIPS_LIBLIST 0x70000009 55#define DT_MIPS_LOCAL_GOTNO 0x7000000a 56#define DT_MIPS_CONFLICTNO 0x7000000b 57#define DT_MIPS_LIBLISTNO 0x70000010 58#define DT_MIPS_SYMTABNO 0x70000011 59#define DT_MIPS_UNREFEXTNO 0x70000012 60#define DT_MIPS_GOTSYM 0x70000013 61#define DT_MIPS_HIPAGENO 0x70000014 62#define DT_MIPS_RLD_MAP 0x70000016 63 64#define R_MIPS_NONE 0 65#define R_MIPS_16 1 66#define R_MIPS_32 2 67#define R_MIPS_REL32 3 68#define R_MIPS_26 4 69#define R_MIPS_HI16 5 70#define R_MIPS_LO16 6 71#define R_MIPS_GPREL16 7 72#define R_MIPS_LITERAL 8 73#define R_MIPS_GOT16 9 74#define R_MIPS_PC16 10 75#define R_MIPS_CALL16 11 76#define R_MIPS_GPREL32 12 77/* The remaining relocs are defined on Irix, although they are not 78 in the MIPS ELF ABI. */ 79#define R_MIPS_UNUSED1 13 80#define R_MIPS_UNUSED2 14 81#define R_MIPS_UNUSED3 15 82#define R_MIPS_SHIFT5 16 83#define R_MIPS_SHIFT6 17 84#define R_MIPS_64 18 85#define R_MIPS_GOT_DISP 19 86#define R_MIPS_GOT_PAGE 20 87#define R_MIPS_GOT_OFST 21 88/* 89 * The following two relocation types are specified in the MIPS ABI 90 * conformance guide version 1.2 but not yet in the psABI. 91 */ 92#define R_MIPS_GOTHI16 22 93#define R_MIPS_GOTLO16 23 94#define R_MIPS_SUB 24 95#define R_MIPS_INSERT_A 25 96#define R_MIPS_INSERT_B 26 97#define R_MIPS_DELETE 27 98#define R_MIPS_HIGHER 28 99#define R_MIPS_HIGHEST 29 100/* 101 * The following two relocation types are specified in the MIPS ABI 102 * conformance guide version 1.2 but not yet in the psABI. 103 */ 104#define R_MIPS_CALLHI16 30 105#define R_MIPS_CALLLO16 31 106/* 107 * This range is reserved for vendor specific relocations. 108 */ 109#define R_MIPS_LOVENDOR 100 110#define R_MIPS_HIVENDOR 127 111 112#define SHN_MIPS_ACCOMON 0xff00 /* Allocated common symbols */ 113#define SHN_MIPS_TEXT 0xff01 /* Allocated test symbols. */ 114#define SHN_MIPS_DATA 0xff02 /* Allocated data symbols. */ 115#define SHN_MIPS_SCOMMON 0xff03 /* Small common symbols */ 116#define SHN_MIPS_SUNDEFINED 0xff04 /* Small undefined symbols */ 117 118#define SHT_MIPS_LIST 0x70000000 119#define SHT_MIPS_CONFLICT 0x70000002 120#define SHT_MIPS_GPTAB 0x70000003 121#define SHT_MIPS_UCODE 0x70000004 122#define SHT_MIPS_DEBUG 0x70000005 123#define SHT_MIPS_REGINFO 0x70000006 124#define SHT_MIPS_PACKAGE 0x70000007 125#define SHT_MIPS_PACKSYM 0x70000008 126#define SHT_MIPS_RELD 0x70000009 127#define SHT_MIPS_IFACE 0x7000000b 128#define SHT_MIPS_CONTENT 0x7000000c 129#define SHT_MIPS_OPTIONS 0x7000000d 130#define SHT_MIPS_SHDR 0x70000010 131#define SHT_MIPS_FDESC 0x70000011 132#define SHT_MIPS_EXTSYM 0x70000012 133#define SHT_MIPS_DENSE 0x70000013 134#define SHT_MIPS_PDESC 0x70000014 135#define SHT_MIPS_LOCSYM 0x70000015 136#define SHT_MIPS_AUXSYM 0x70000016 137#define SHT_MIPS_OPTSYM 0x70000017 138#define SHT_MIPS_LOCSTR 0x70000018 139#define SHT_MIPS_LINE 0x70000019 140#define SHT_MIPS_RFDESC 0x7000001a 141#define SHT_MIPS_DELTASYM 0x7000001b 142#define SHT_MIPS_DELTAINST 0x7000001c 143#define SHT_MIPS_DELTACLASS 0x7000001d 144#define SHT_MIPS_DWARF 0x7000001e 145#define SHT_MIPS_DELTADECL 0x7000001f 146#define SHT_MIPS_SYMBOL_LIB 0x70000020 147#define SHT_MIPS_EVENTS 0x70000021 148#define SHT_MIPS_TRANSLATE 0x70000022 149#define SHT_MIPS_PIXIE 0x70000023 150#define SHT_MIPS_XLATE 0x70000024 151#define SHT_MIPS_XLATE_DEBUG 0x70000025 152#define SHT_MIPS_WHIRL 0x70000026 153#define SHT_MIPS_EH_REGION 0x70000027 154#define SHT_MIPS_XLATE_OLD 0x70000028 155#define SHT_MIPS_PDR_EXCEPTION 0x70000029 156 157#define SHF_MIPS_GPREL 0x10000000 158#define SHF_MIPS_MERGE 0x20000000 159#define SHF_MIPS_ADDR 0x40000000 160#define SHF_MIPS_STRING 0x80000000 161#define SHF_MIPS_NOSTRIP 0x08000000 162#define SHF_MIPS_LOCAL 0x04000000 163#define SHF_MIPS_NAMES 0x02000000 164#define SHF_MIPS_NODUPES 0x01000000 165 166#ifndef ELF_ARCH 167/* ELF register definitions */ 168#define ELF_NGREG 45 169#define ELF_NFPREG 33 170 171typedef unsigned long elf_greg_t; 172typedef elf_greg_t elf_gregset_t[ELF_NGREG]; 173 174typedef double elf_fpreg_t; 175typedef elf_fpreg_t elf_fpregset_t[ELF_NFPREG]; 176 177#ifdef CONFIG_32BIT 178 179/* 180 * This is used to ensure we don't load something for the wrong architecture. 181 */ 182#define elf_check_arch(hdr) \ 183({ \ 184 int __res = 1; \ 185 struct elfhdr *__h = (hdr); \ 186 \ 187 if (__h->e_machine != EM_MIPS) \ 188 __res = 0; \ 189 if (__h->e_ident[EI_CLASS] != ELFCLASS32) \ 190 __res = 0; \ 191 if ((__h->e_flags & EF_MIPS_ABI2) != 0) \ 192 __res = 0; \ 193 if (((__h->e_flags & EF_MIPS_ABI) != 0) && \ 194 ((__h->e_flags & EF_MIPS_ABI) != EF_MIPS_ABI_O32)) \ 195 __res = 0; \ 196 \ 197 __res; \ 198}) 199 200/* 201 * These are used to set parameters in the core dumps. 202 */ 203#define ELF_CLASS ELFCLASS32 204 205#endif /* CONFIG_32BIT */ 206 207#ifdef CONFIG_64BIT 208/* 209 * This is used to ensure we don't load something for the wrong architecture. 210 */ 211#define elf_check_arch(hdr) \ 212({ \ 213 int __res = 1; \ 214 struct elfhdr *__h = (hdr); \ 215 \ 216 if (__h->e_machine != EM_MIPS) \ 217 __res = 0; \ 218 if (__h->e_ident[EI_CLASS] != ELFCLASS64) \ 219 __res = 0; \ 220 \ 221 __res; \ 222}) 223 224/* 225 * These are used to set parameters in the core dumps. 226 */ 227#define ELF_CLASS ELFCLASS64 228 229#endif /* CONFIG_64BIT */ 230 231/* 232 * These are used to set parameters in the core dumps. 233 */ 234#ifdef __MIPSEB__ 235#define ELF_DATA ELFDATA2MSB 236#elif __MIPSEL__ 237#define ELF_DATA ELFDATA2LSB 238#endif 239#define ELF_ARCH EM_MIPS 240 241#endif /* !defined(ELF_ARCH) */ 242 243#ifdef __KERNEL__ 244 245struct mips_abi; 246 247extern struct mips_abi mips_abi; 248extern struct mips_abi mips_abi_32; 249extern struct mips_abi mips_abi_n32; 250 251#ifdef CONFIG_32BIT 252 253#define SET_PERSONALITY(ex, ibcs2) \ 254do { \ 255 if (ibcs2) \ 256 set_personality(PER_SVR4); \ 257 set_personality(PER_LINUX); \ 258 \ 259 current->thread.abi = &mips_abi; \ 260} while (0) 261 262#endif /* CONFIG_32BIT */ 263 264#ifdef CONFIG_64BIT 265 266#ifdef CONFIG_MIPS32_N32 267#define __SET_PERSONALITY32_N32() \ 268 do { \ 269 current->thread.mflags |= MF_N32; \ 270 current->thread.abi = &mips_abi_n32; \ 271 } while (0) 272#else 273#define __SET_PERSONALITY32_N32() \ 274 do { } while (0) 275#endif 276 277#ifdef CONFIG_MIPS32_O32 278#define __SET_PERSONALITY32_O32() \ 279 do { \ 280 current->thread.mflags |= MF_O32; \ 281 current->thread.abi = &mips_abi_32; \ 282 } while (0) 283#else 284#define __SET_PERSONALITY32_O32() \ 285 do { } while (0) 286#endif 287 288#ifdef CONFIG_MIPS32_COMPAT 289#define __SET_PERSONALITY32(ex) \ 290do { \ 291 if ((((ex).e_flags & EF_MIPS_ABI2) != 0) && \ 292 ((ex).e_flags & EF_MIPS_ABI) == 0) \ 293 __SET_PERSONALITY32_N32(); \ 294 else \ 295 __SET_PERSONALITY32_O32(); \ 296} while (0) 297#else 298#define __SET_PERSONALITY32(ex) do { } while (0) 299#endif 300 301#define SET_PERSONALITY(ex, ibcs2) \ 302do { \ 303 current->thread.mflags &= ~MF_ABI_MASK; \ 304 if ((ex).e_ident[EI_CLASS] == ELFCLASS32) \ 305 __SET_PERSONALITY32(ex); \ 306 else { \ 307 current->thread.mflags |= MF_N64; \ 308 current->thread.abi = &mips_abi; \ 309 } \ 310 \ 311 if (ibcs2) \ 312 set_personality(PER_SVR4); \ 313 else if (current->personality != PER_LINUX32) \ 314 set_personality(PER_LINUX); \ 315} while (0) 316 317#endif /* CONFIG_64BIT */ 318 319struct task_struct; 320 321extern void elf_dump_regs(elf_greg_t *, struct pt_regs *regs); 322extern int dump_task_regs (struct task_struct *, elf_gregset_t *); 323extern int dump_task_fpu(struct task_struct *, elf_fpregset_t *); 324 325#define ELF_CORE_COPY_REGS(elf_regs, regs) \ 326 elf_dump_regs((elf_greg_t *)&(elf_regs), regs); 327#define ELF_CORE_COPY_TASK_REGS(tsk, elf_regs) dump_task_regs(tsk, elf_regs) 328#define ELF_CORE_COPY_FPREGS(tsk, elf_fpregs) \ 329 dump_task_fpu(tsk, elf_fpregs) 330 331#endif /* __KERNEL__ */ 332 333#define USE_ELF_CORE_DUMP 334#define ELF_EXEC_PAGESIZE PAGE_SIZE 335 336/* This yields a mask that user programs can use to figure out what 337 instruction set this cpu supports. This could be done in userspace, 338 but it's not easy, and we've already done it here. */ 339 340#define ELF_HWCAP (0) 341 342/* This yields a string that ld.so will use to load implementation 343 specific libraries for optimization. This is more specific in 344 intent than poking at uname or /proc/cpuinfo. 345 346 For the moment, we have only optimizations for the Intel generations, 347 but that could change... */ 348 349#define ELF_PLATFORM (NULL) 350 351/* 352 * See comments in asm-alpha/elf.h, this is the same thing 353 * on the MIPS. 354 */ 355#define ELF_PLAT_INIT(_r, load_addr) do { \ 356 _r->regs[1] = _r->regs[2] = _r->regs[3] = _r->regs[4] = 0; \ 357 _r->regs[5] = _r->regs[6] = _r->regs[7] = _r->regs[8] = 0; \ 358 _r->regs[9] = _r->regs[10] = _r->regs[11] = _r->regs[12] = 0; \ 359 _r->regs[13] = _r->regs[14] = _r->regs[15] = _r->regs[16] = 0; \ 360 _r->regs[17] = _r->regs[18] = _r->regs[19] = _r->regs[20] = 0; \ 361 _r->regs[21] = _r->regs[22] = _r->regs[23] = _r->regs[24] = 0; \ 362 _r->regs[25] = _r->regs[26] = _r->regs[27] = _r->regs[28] = 0; \ 363 _r->regs[30] = _r->regs[31] = 0; \ 364} while (0) 365 366/* This is the location that an ET_DYN program is loaded if exec'ed. Typical 367 use of this is to invoke "./ld.so someprog" to test out a new version of 368 the loader. We need to make sure that it is out of the way of the program 369 that it will "exec", and that there is sufficient room for the brk. */ 370 371#ifndef ELF_ET_DYN_BASE 372#define ELF_ET_DYN_BASE (TASK_SIZE / 3 * 2) 373#endif 374 375#endif /* _ASM_ELF_H */