at v2.6.12 30 lines 756 B view raw
1#ifndef _ASM_IA64_CACHE_H 2#define _ASM_IA64_CACHE_H 3 4#include <linux/config.h> 5 6/* 7 * Copyright (C) 1998-2000 Hewlett-Packard Co 8 * David Mosberger-Tang <davidm@hpl.hp.com> 9 */ 10 11/* Bytes per L1 (data) cache line. */ 12#define L1_CACHE_SHIFT CONFIG_IA64_L1_CACHE_SHIFT 13#define L1_CACHE_BYTES (1 << L1_CACHE_SHIFT) 14 15#define L1_CACHE_SHIFT_MAX 7 /* largest L1 which this arch supports */ 16 17#ifdef CONFIG_SMP 18# define SMP_CACHE_SHIFT L1_CACHE_SHIFT 19# define SMP_CACHE_BYTES L1_CACHE_BYTES 20#else 21 /* 22 * The "aligned" directive can only _increase_ alignment, so this is 23 * safe and provides an easy way to avoid wasting space on a 24 * uni-processor: 25 */ 26# define SMP_CACHE_SHIFT 3 27# define SMP_CACHE_BYTES (1 << 3) 28#endif 29 30#endif /* _ASM_IA64_CACHE_H */