tjh.dev / kernel
Linux kernel mirror (for testing) git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
kernel os linux
1
fork

Configure Feed

Select the types of activity you want to include in your feed.

kernel / drivers / clk / renesas / Kconfig
at master 281 lines 7.3 kB view raw
1# SPDX-License-Identifier: GPL-2.0 2 3config CLK_RENESAS 4 bool "Renesas SoC clock support" if COMPILE_TEST && !ARCH_RENESAS 5 default y if ARCH_RENESAS 6 select CLK_EMEV2 if ARCH_EMEV2 7 select CLK_RZA1 if ARCH_R7S72100 8 select CLK_R7S9210 if ARCH_R7S9210 9 select CLK_R8A73A4 if ARCH_R8A73A4 10 select CLK_R8A7740 if ARCH_R8A7740 11 select CLK_R8A7742 if ARCH_R8A7742 12 select CLK_R8A7743 if ARCH_R8A7743 || ARCH_R8A7744 13 select CLK_R8A7745 if ARCH_R8A7745 14 select CLK_R8A77470 if ARCH_R8A77470 15 select CLK_R8A774A1 if ARCH_R8A774A1 16 select CLK_R8A774B1 if ARCH_R8A774B1 17 select CLK_R8A774C0 if ARCH_R8A774C0 18 select CLK_R8A774E1 if ARCH_R8A774E1 19 select CLK_R8A7778 if ARCH_R8A7778 20 select CLK_R8A7779 if ARCH_R8A7779 21 select CLK_R8A7790 if ARCH_R8A7790 22 select CLK_R8A7791 if ARCH_R8A7791 || ARCH_R8A7793 23 select CLK_R8A7792 if ARCH_R8A7792 24 select CLK_R8A7794 if ARCH_R8A7794 25 select CLK_R8A7795 if ARCH_R8A77951 26 select CLK_R8A77960 if ARCH_R8A77960 27 select CLK_R8A77961 if ARCH_R8A77961 28 select CLK_R8A77965 if ARCH_R8A77965 29 select CLK_R8A77970 if ARCH_R8A77970 30 select CLK_R8A77980 if ARCH_R8A77980 31 select CLK_R8A77990 if ARCH_R8A77990 32 select CLK_R8A77995 if ARCH_R8A77995 33 select CLK_R8A779A0 if ARCH_R8A779A0 34 select CLK_R8A779F0 if ARCH_R8A779F0 35 select CLK_R8A779G0 if ARCH_R8A779G0 36 select CLK_R8A779H0 if ARCH_R8A779H0 37 select CLK_R9A06G032 if ARCH_R9A06G032 38 select CLK_R9A07G043 if ARCH_R9A07G043 39 select CLK_R9A07G044 if ARCH_R9A07G044 40 select CLK_R9A07G054 if ARCH_R9A07G054 41 select CLK_R9A08G045 if ARCH_R9A08G045 42 select CLK_R9A08G046 if ARCH_R9A08G046 43 select CLK_R9A09G011 if ARCH_R9A09G011 44 select CLK_R9A09G047 if ARCH_R9A09G047 45 select CLK_R9A09G056 if ARCH_R9A09G056 46 select CLK_R9A09G057 if ARCH_R9A09G057 47 select CLK_R9A09G077 if ARCH_R9A09G077 48 select CLK_R9A09G087 if ARCH_R9A09G087 49 select CLK_SH73A0 if ARCH_SH73A0 50 51if CLK_RENESAS 52 53# SoC 54config CLK_EMEV2 55 bool "Emma Mobile EV2 clock support" if COMPILE_TEST 56 57config CLK_RZA1 58 bool "RZ/A1H clock support" if COMPILE_TEST 59 select CLK_RENESAS_CPG_MSTP 60 61config CLK_R7S9210 62 bool "RZ/A2 clock support" if COMPILE_TEST 63 select CLK_RENESAS_CPG_MSSR 64 65config CLK_R8A73A4 66 bool "R-Mobile APE6 clock support" if COMPILE_TEST 67 select CLK_RENESAS_CPG_MSTP 68 select CLK_RENESAS_DIV6 69 70config CLK_R8A7740 71 bool "R-Mobile A1 clock support" if COMPILE_TEST 72 select CLK_RENESAS_CPG_MSTP 73 select CLK_RENESAS_DIV6 74 75config CLK_R8A7742 76 bool "RZ/G1H clock support" if COMPILE_TEST 77 select CLK_RCAR_GEN2_CPG 78 79config CLK_R8A7743 80 bool "RZ/G1M clock support" if COMPILE_TEST 81 select CLK_RCAR_GEN2_CPG 82 83config CLK_R8A7745 84 bool "RZ/G1E clock support" if COMPILE_TEST 85 select CLK_RCAR_GEN2_CPG 86 87config CLK_R8A77470 88 bool "RZ/G1C clock support" if COMPILE_TEST 89 select CLK_RCAR_GEN2_CPG 90 91config CLK_R8A774A1 92 bool "RZ/G2M clock support" if COMPILE_TEST 93 select CLK_RCAR_GEN3_CPG 94 95config CLK_R8A774B1 96 bool "RZ/G2N clock support" if COMPILE_TEST 97 select CLK_RCAR_GEN3_CPG 98 99config CLK_R8A774C0 100 bool "RZ/G2E clock support" if COMPILE_TEST 101 select CLK_RCAR_GEN3_CPG 102 103config CLK_R8A774E1 104 bool "RZ/G2H clock support" if COMPILE_TEST 105 select CLK_RCAR_GEN3_CPG 106 107config CLK_R8A7778 108 bool "R-Car M1A clock support" if COMPILE_TEST 109 select CLK_RENESAS_CPG_MSTP 110 111config CLK_R8A7779 112 bool "R-Car H1 clock support" if COMPILE_TEST 113 select CLK_RENESAS_CPG_MSTP 114 115config CLK_R8A7790 116 bool "R-Car H2 clock support" if COMPILE_TEST 117 select CLK_RCAR_GEN2_CPG 118 119config CLK_R8A7791 120 bool "R-Car M2-W/N clock support" if COMPILE_TEST 121 select CLK_RCAR_GEN2_CPG 122 123config CLK_R8A7792 124 bool "R-Car V2H clock support" if COMPILE_TEST 125 select CLK_RCAR_GEN2_CPG 126 127config CLK_R8A7794 128 bool "R-Car E2 clock support" if COMPILE_TEST 129 select CLK_RCAR_GEN2_CPG 130 131config CLK_R8A7795 132 bool "R-Car H3 clock support" if COMPILE_TEST 133 select CLK_RCAR_GEN3_CPG 134 135config CLK_R8A77960 136 bool "R-Car M3-W clock support" if COMPILE_TEST 137 select CLK_RCAR_GEN3_CPG 138 139config CLK_R8A77961 140 bool "R-Car M3-W+ clock support" if COMPILE_TEST 141 select CLK_RCAR_GEN3_CPG 142 143config CLK_R8A77965 144 bool "R-Car M3-N clock support" if COMPILE_TEST 145 select CLK_RCAR_GEN3_CPG 146 147config CLK_R8A77970 148 bool "R-Car V3M clock support" if COMPILE_TEST 149 select CLK_RCAR_GEN3_CPG 150 151config CLK_R8A77980 152 bool "R-Car V3H clock support" if COMPILE_TEST 153 select CLK_RCAR_GEN3_CPG 154 155config CLK_R8A77990 156 bool "R-Car E3 clock support" if COMPILE_TEST 157 select CLK_RCAR_GEN3_CPG 158 159config CLK_R8A77995 160 bool "R-Car D3 clock support" if COMPILE_TEST 161 select CLK_RCAR_GEN3_CPG 162 163config CLK_R8A779A0 164 bool "R-Car V3U clock support" if COMPILE_TEST 165 select CLK_RCAR_GEN4_CPG 166 167config CLK_R8A779F0 168 bool "R-Car S4-8 clock support" if COMPILE_TEST 169 select CLK_RCAR_GEN4_CPG 170 171config CLK_R8A779G0 172 bool "R-Car V4H clock support" if COMPILE_TEST 173 select CLK_RCAR_GEN4_CPG 174 175config CLK_R8A779H0 176 bool "R-Car V4M clock support" if COMPILE_TEST 177 select CLK_RCAR_GEN4_CPG 178 179config CLK_R9A06G032 180 bool "RZ/N1D clock support" if COMPILE_TEST 181 182config CLK_R9A07G043 183 bool "RZ/G2UL clock support" if COMPILE_TEST 184 select CLK_RZG2L 185 186config CLK_R9A07G044 187 bool "RZ/G2L clock support" if COMPILE_TEST 188 select CLK_RZG2L 189 190config CLK_R9A07G054 191 bool "RZ/V2L clock support" if COMPILE_TEST 192 select CLK_RZG2L 193 194config CLK_R9A08G045 195 bool "RZ/G3S clock support" if COMPILE_TEST 196 select CLK_RZG2L 197 198config CLK_R9A08G046 199 bool "RZ/G3L clock support" if COMPILE_TEST 200 select CLK_RZG2L 201 202config CLK_R9A09G011 203 bool "RZ/V2M clock support" if COMPILE_TEST 204 select CLK_RZG2L 205 206config CLK_R9A09G047 207 bool "RZ/G3E clock support" if COMPILE_TEST 208 select CLK_RZV2H 209 210config CLK_R9A09G056 211 bool "RZ/V2N clock support" if COMPILE_TEST 212 select CLK_RZV2H 213 214config CLK_R9A09G057 215 bool "RZ/V2H(P) clock support" if COMPILE_TEST 216 select CLK_RZV2H 217 218config CLK_R9A09G077 219 bool "RZ/T2H clock support" if COMPILE_TEST 220 select CLK_RENESAS_CPG_MSSR 221 222config CLK_R9A09G087 223 bool "RZ/N2H clock support" if COMPILE_TEST 224 select CLK_RENESAS_CPG_MSSR 225 226config CLK_SH73A0 227 bool "SH-Mobile AG5 clock support" if COMPILE_TEST 228 select CLK_RENESAS_CPG_MSTP 229 select CLK_RENESAS_DIV6 230 231 232# Family 233config CLK_RCAR_CPG_LIB 234 bool "CPG/MSSR library functions" if COMPILE_TEST 235 236config CLK_RCAR_GEN2_CPG 237 bool "R-Car Gen2 CPG clock support" if COMPILE_TEST 238 select CLK_RENESAS_CPG_MSSR 239 240config CLK_RCAR_GEN3_CPG 241 bool "R-Car Gen3 and RZ/G2 CPG clock support" if COMPILE_TEST 242 select CLK_RCAR_CPG_LIB 243 select CLK_RENESAS_CPG_MSSR 244 245config CLK_RCAR_GEN4_CPG 246 bool "R-Car Gen4 clock support" if COMPILE_TEST 247 select CLK_RCAR_CPG_LIB 248 select CLK_RENESAS_CPG_MSSR 249 250config CLK_RCAR_USB2_CLOCK_SEL 251 bool "R-Car USB2 clock selector support" 252 depends on ARCH_RENESAS || COMPILE_TEST 253 select RESET_CONTROLLER 254 help 255 This is a driver for R-Car USB2 clock selector 256 257config CLK_RZG2L 258 bool "RZ/{G2{L,UL},G3{S,L},V2L} family clock support" if COMPILE_TEST 259 select RESET_CONTROLLER 260 261config CLK_RZV2H 262 bool "RZ/{G3E,V2H(P)} family clock support" if COMPILE_TEST 263 select RESET_CONTROLLER 264 265config CLK_RENESAS_VBATTB 266 tristate "Renesas VBATTB clock controller" 267 depends on ARCH_RZG2L || COMPILE_TEST 268 select RESET_CONTROLLER 269 270# Generic 271config CLK_RENESAS_CPG_MSSR 272 bool "CPG/MSSR clock support" if COMPILE_TEST 273 select CLK_RENESAS_DIV6 274 275config CLK_RENESAS_CPG_MSTP 276 bool "MSTP clock support" if COMPILE_TEST 277 278config CLK_RENESAS_DIV6 279 bool "DIV6 clock support" if COMPILE_TEST 280 281endif # CLK_RENESAS