tjh.dev
Linux kernel mirror (for testing)
git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
kernel
os
linux
1# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
2
3%YAML 1.2
4---
5$id: http://devicetree.org/schemas/phy/qcom,edp-phy.yaml#
6$schema: http://devicetree.org/meta-schemas/core.yaml#
7
8title: Qualcomm eDP PHY
9
10maintainers:
11 - Bjorn Andersson <bjorn.andersson@linaro.org>
12
13description:
14 The Qualcomm eDP PHY is found in a number of Qualcomm platform and provides
15 the physical interface for Embedded Display Port.
16
17properties:
18 compatible:
19 oneOf:
20 - enum:
21 - qcom,glymur-dp-phy
22 - qcom,sa8775p-edp-phy
23 - qcom,sc7280-edp-phy
24 - qcom,sc8180x-edp-phy
25 - qcom,sc8280xp-dp-phy
26 - qcom,sc8280xp-edp-phy
27 - qcom,x1e80100-dp-phy
28 - items:
29 - enum:
30 - qcom,qcs8300-edp-phy
31 - const: qcom,sa8775p-edp-phy
32
33 reg:
34 items:
35 - description: PHY base register block
36 - description: tx0 register block
37 - description: tx1 register block
38 - description: PLL register block
39
40 clocks:
41 minItems: 2
42 maxItems: 3
43
44 clock-names:
45 minItems: 2
46 items:
47 - const: aux
48 - const: cfg_ahb
49 - const: ref
50
51 "#clock-cells":
52 const: 1
53
54 "#phy-cells":
55 const: 0
56
57 power-domains:
58 maxItems: 1
59
60 vdda-phy-supply: true
61 vdda-pll-supply: true
62
63required:
64 - compatible
65 - reg
66 - clocks
67 - clock-names
68 - "#clock-cells"
69 - "#phy-cells"
70
71allOf:
72 - if:
73 properties:
74 compatible:
75 enum:
76 - qcom,glymur-dp-phy
77 - qcom,x1e80100-dp-phy
78 then:
79 properties:
80 clocks:
81 minItems: 3
82 maxItems: 3
83 clock-names:
84 minItems: 3
85 maxItems: 3
86 else:
87 properties:
88 clocks:
89 minItems: 2
90 maxItems: 2
91 clock-names:
92 minItems: 2
93 maxItems: 2
94
95additionalProperties: false
96
97examples:
98 - |
99 phy@aec2a00 {
100 compatible = "qcom,sc8180x-edp-phy";
101 reg = <0x0aec2a00 0x1c0>,
102 <0x0aec2200 0xa0>,
103 <0x0aec2600 0xa0>,
104 <0x0aec2000 0x19c>;
105
106 clocks = <&dispcc 0>, <&dispcc 1>;
107 clock-names = "aux", "cfg_ahb";
108
109 #clock-cells = <1>;
110 #phy-cells = <0>;
111
112 vdda-phy-supply = <&vdd_a_edp_0_1p2>;
113 vdda-pll-supply = <&vdd_a_edp_0_0p9>;
114 };
115...