tjh.dev
Linux kernel mirror (for testing)
git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
kernel
os
linux
1/**
2 * \file ati_pcigart.c
3 * ATI PCI GART support
4 *
5 * \author Gareth Hughes <gareth@valinux.com>
6 */
7
8/*
9 * Created: Wed Dec 13 21:52:19 2000 by gareth@valinux.com
10 *
11 * Copyright 2000 VA Linux Systems, Inc., Sunnyvale, California.
12 * All Rights Reserved.
13 *
14 * Permission is hereby granted, free of charge, to any person obtaining a
15 * copy of this software and associated documentation files (the "Software"),
16 * to deal in the Software without restriction, including without limitation
17 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
18 * and/or sell copies of the Software, and to permit persons to whom the
19 * Software is furnished to do so, subject to the following conditions:
20 *
21 * The above copyright notice and this permission notice (including the next
22 * paragraph) shall be included in all copies or substantial portions of the
23 * Software.
24 *
25 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
26 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
27 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
28 * PRECISION INSIGHT AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM, DAMAGES OR
29 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
30 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
31 * DEALINGS IN THE SOFTWARE.
32 */
33
34#include "drmP.h"
35
36# define ATI_PCIGART_PAGE_SIZE 4096 /**< PCI GART page size */
37
38static int drm_ati_alloc_pcigart_table(struct drm_device *dev,
39 struct drm_ati_pcigart_info *gart_info)
40{
41 gart_info->table_handle = drm_pci_alloc(dev, gart_info->table_size,
42 PAGE_SIZE);
43 if (gart_info->table_handle == NULL)
44 return -ENOMEM;
45
46 return 0;
47}
48
49static void drm_ati_free_pcigart_table(struct drm_device *dev,
50 struct drm_ati_pcigart_info *gart_info)
51{
52 drm_pci_free(dev, gart_info->table_handle);
53 gart_info->table_handle = NULL;
54}
55
56int drm_ati_pcigart_cleanup(struct drm_device *dev, struct drm_ati_pcigart_info *gart_info)
57{
58 struct drm_sg_mem *entry = dev->sg;
59 unsigned long pages;
60 int i;
61 int max_pages;
62
63 /* we need to support large memory configurations */
64 if (!entry) {
65 DRM_ERROR("no scatter/gather memory!\n");
66 return 0;
67 }
68
69 if (gart_info->bus_addr) {
70
71 max_pages = (gart_info->table_size / sizeof(u32));
72 pages = (entry->pages <= max_pages)
73 ? entry->pages : max_pages;
74
75 for (i = 0; i < pages; i++) {
76 if (!entry->busaddr[i])
77 break;
78 pci_unmap_page(dev->pdev, entry->busaddr[i],
79 PAGE_SIZE, PCI_DMA_BIDIRECTIONAL);
80 }
81
82 if (gart_info->gart_table_location == DRM_ATI_GART_MAIN)
83 gart_info->bus_addr = 0;
84 }
85
86 if (gart_info->gart_table_location == DRM_ATI_GART_MAIN &&
87 gart_info->table_handle) {
88 drm_ati_free_pcigart_table(dev, gart_info);
89 }
90
91 return 1;
92}
93EXPORT_SYMBOL(drm_ati_pcigart_cleanup);
94
95int drm_ati_pcigart_init(struct drm_device *dev, struct drm_ati_pcigart_info *gart_info)
96{
97 struct drm_local_map *map = &gart_info->mapping;
98 struct drm_sg_mem *entry = dev->sg;
99 void *address = NULL;
100 unsigned long pages;
101 u32 *pci_gart = NULL, page_base, gart_idx;
102 dma_addr_t bus_address = 0;
103 int i, j, ret = 0;
104 int max_ati_pages, max_real_pages;
105
106 if (!entry) {
107 DRM_ERROR("no scatter/gather memory!\n");
108 goto done;
109 }
110
111 if (gart_info->gart_table_location == DRM_ATI_GART_MAIN) {
112 DRM_DEBUG("PCI: no table in VRAM: using normal RAM\n");
113
114 if (pci_set_dma_mask(dev->pdev, gart_info->table_mask)) {
115 DRM_ERROR("fail to set dma mask to 0x%Lx\n",
116 (unsigned long long)gart_info->table_mask);
117 ret = 1;
118 goto done;
119 }
120
121 ret = drm_ati_alloc_pcigart_table(dev, gart_info);
122 if (ret) {
123 DRM_ERROR("cannot allocate PCI GART page!\n");
124 goto done;
125 }
126
127 pci_gart = gart_info->table_handle->vaddr;
128 address = gart_info->table_handle->vaddr;
129 bus_address = gart_info->table_handle->busaddr;
130 } else {
131 address = gart_info->addr;
132 bus_address = gart_info->bus_addr;
133 DRM_DEBUG("PCI: Gart Table: VRAM %08LX mapped at %08lX\n",
134 (unsigned long long)bus_address,
135 (unsigned long)address);
136 }
137
138
139 max_ati_pages = (gart_info->table_size / sizeof(u32));
140 max_real_pages = max_ati_pages / (PAGE_SIZE / ATI_PCIGART_PAGE_SIZE);
141 pages = (entry->pages <= max_real_pages)
142 ? entry->pages : max_real_pages;
143
144 if (gart_info->gart_table_location == DRM_ATI_GART_MAIN) {
145 memset(pci_gart, 0, max_ati_pages * sizeof(u32));
146 } else {
147 memset_io((void __iomem *)map->handle, 0, max_ati_pages * sizeof(u32));
148 }
149
150 gart_idx = 0;
151 for (i = 0; i < pages; i++) {
152 /* we need to support large memory configurations */
153 entry->busaddr[i] = pci_map_page(dev->pdev, entry->pagelist[i],
154 0, PAGE_SIZE, PCI_DMA_BIDIRECTIONAL);
155 if (entry->busaddr[i] == 0) {
156 DRM_ERROR("unable to map PCIGART pages!\n");
157 drm_ati_pcigart_cleanup(dev, gart_info);
158 address = NULL;
159 bus_address = 0;
160 goto done;
161 }
162 page_base = (u32) entry->busaddr[i];
163
164 for (j = 0; j < (PAGE_SIZE / ATI_PCIGART_PAGE_SIZE); j++) {
165 u32 val;
166
167 switch(gart_info->gart_reg_if) {
168 case DRM_ATI_GART_IGP:
169 val = page_base | 0xc;
170 break;
171 case DRM_ATI_GART_PCIE:
172 val = (page_base >> 8) | 0xc;
173 break;
174 default:
175 case DRM_ATI_GART_PCI:
176 val = page_base;
177 break;
178 }
179 if (gart_info->gart_table_location ==
180 DRM_ATI_GART_MAIN)
181 pci_gart[gart_idx] = cpu_to_le32(val);
182 else
183 DRM_WRITE32(map, gart_idx * sizeof(u32), val);
184 gart_idx++;
185 page_base += ATI_PCIGART_PAGE_SIZE;
186 }
187 }
188 ret = 1;
189
190#if defined(__i386__) || defined(__x86_64__)
191 wbinvd();
192#else
193 mb();
194#endif
195
196 done:
197 gart_info->addr = address;
198 gart_info->bus_addr = bus_address;
199 return ret;
200}
201EXPORT_SYMBOL(drm_ati_pcigart_init);